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ABSTRACT 
 
 
Recently, there is a new trend of demand of a biomedical device that can 
continuously monitor patient’s vital life index such as heart rate variability (HRV) and 
respiration rate. This desired device would be compact, wearable, wireless, networkable 
and low-power to enable proactive home monitoring of vital signs. This device should 
have a radar sensor portion and a wireless communication link all integrated in one small 
set. The promising technology that can satisfy these requirements is the impulse radio 
based Ultra-wideband (IR-UWB) technology. 
Since Federal Communications Commission (FCC) released the 3.1GHz-10.6GHz 
frequency band for UWB applications in 2002 [1], IR-UWB has received significant 
attention for applications in target positioning and wireless communications. IR-UWB 
employs extremely narrow Gaussian monocycle pulses or any other forms of short RF 
pulses to represent information.  
In this project, an integrated wireless UWB transceiver for the 3.1GHz-10.6GHz IR-
UWB medical sensor was developed in the 0.18µm CMOS technology. This UWB 
transceiver can be employed for both radar sensing and communication purposes. The 
transceiver applies the On-Off Keying (OOK) modulation scheme to transmit short 
Gaussian pulse signals. The transmitter output power level is adjustable. The fully 
integrated UWB transceiver occupies a core area of 0.752 2mm and the total die area of 
1.274 2mm with the pad ring inserted. The transceiver was simulated with overall power 
consumption of 40mW for radar sensing. The receiver is very sensitive to weak signals 
with a sensitivity of -73.01dBm. The average power of a single pulse is 9.8µW. The 
pulses are not posing any harm to human tissues. The sensing resolution and the target 
positioning precision are presumably sufficient for heart movement detection purpose in 
medical applications. This transceiver can also be used for high speed wireless data 
communications. The data transmission rate of 200 Mbps was achieved with an overall 
power consumption of 57mW. A combination of sensing and communications can be 
used to build a low power sensor. 
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Chapter 1 Introduction 
 
 
In the last decade, the technology advancements in the standard CMOS silicon 
process have made the realization of small-size, low-power, and complex multi-
functional integrated circuit possible. More and more Application Specific Integrated 
Circuit (ASIC) chips are now being designed specifically for biomedical applications.  
 
 
1.1 Motivation 
 
Since Federal Communications Commission (FCC) released the 3.1-10.6GHz 
frequency band for UWB applications in 2002 [1], numerous researches have 
concentrated on the UWB technology and its applications. The UWB is defined as a 
modulated transmission with more than 20% fractional bandwidth, or at least 500MHz of 
bandwidth [1]. Among a few currently available UWB technologies such as direct 
sequence orthogonal frequency-division multiplexing (DS-OFDM) and frequency 
hopping spread spectrum (FHSS), the impulse radio based UWB (IR-UWB) technique 
uses extremely short Gaussian monocycle pulses as signal. This technology opens a new 
era of practical applications in medical sensing, one of which is the human heart motion 
detection [2].  
Ultra-wideband (UWB) has received significant attention for applications in target 
positioning and wireless communications recently. The very fundamental character that 
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differentiates IR-UWB from the conventional wireless communications is the absence of 
carrier signals. IR-UWB employs extremely narrow Gaussian monocycle pulses or any 
other forms of short RF pulses to represent information. The extremely short pulses in 
turn generate a very wide bandwidth and offer several advantages, such as large 
throughput, covertness, robustness to jamming, lower power, and coexistence with 
current radio services [3]. IR-UWB not only can transmit a huge amount of data over a 
short distance at very low power, but also has the capability to pass through physical 
objects that tend to reflect signals with narrow bandwidth.  
Ultra-wideband communications is not a new technology; in fact, it was first 
employed by Guglielmo Marconi in 1901 to transmit Morse code sequences across the 
Atlantic Ocean using spark gap radio transmitters [4]. From the 1960s to the 1990s, this 
technology was restricted to military and the United States Department of Defense 
applications under classified programs such as highly secure communications. However, 
the recent advancement in micro-processing and fast switching in semiconductor 
technology has made IR-UWB ready for commercial applications. Therefore, it is more 
appropriate to consider UWB as a new name for the long-existing technology [3]. Figure 
1.1 shows the IR-UWB development history. 
 
Morse code
across Atlantic
Ocean
Military Radars and
 Communication
1960 1990 20021900
FCC release
spectrum for
commercial
Standardization
still on the way...
applications
 
Figure 1.1 IR-UWB development timeline [3] 
 
The idea of monitoring physiologic functions in humans using radars started as early 
as the 1970s [5], but further development was hindered by the clumsy and expensive 
technology of those years until the commercially affordable low-power CMOS 
technology became mature in the 1990s. An UWB radar biomedical application was first 
proposed in 1998 [6], and a few years later, several U.S. patents describing its medical 
applications were claimed [7,8,9]. One of the most cited work is done by Thomas 
McEwan at U.S. Lawrence Livermore National Laboratory [5]. McEvan described 
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promising medical applications, and emphasized that the “device is medically harmless, 
as the average emission level used (about 1µW) is about three orders of magnitude lower 
than most international standards for continuous human exposure to microwaves” [9].  
The most recent progress has been made by Wireless2000, and their first UWB 
commercial product, the PAM 3000, which detects heart and respiration rate is released 
in the middle of 2007 [10]. 
Recently, there is a new trend of demand for a biomedical device that can monitor 
patient’s vital life index such as heart rate variability (HRV) and respiration rate [11]. To 
be useful, the device must be small, wearable, and wirelessly networkable. This small 
comfortably wearable device would enable proactive home monitoring of vital signs, 
which in an aging population could decrease the cost of healthcare by moving an amount 
of eligible patients from hospital to homecare. This device could also provide prevention 
or early diagnostics for pathological patients. The networkability enables the device to 
transmit and share the monitored data with other systems or even the hospital monitoring 
center. This requires a communication link from the wearable sensor to a base station. 
This device should have a radar sensor portion and a wireless communication link all 
integrated in one small set. The technology that can fulfill these requirements is the 
impulse UWB technology. The physical characteristics of UWB short pulse make it 
possible to achieve both high data rate transmission and accurate radar sensing. Because 
of the wide frequency content of the UWB signal, it can penetrate biological materials 
such as skin, fat, and other organic tissues, and the reflection from the internal organs 
provides means to monitor vital signs, etc. [5,8,11]. Also, researches showed that the 
ultrawide band pulses are harmless to human tissues [3,11]. 
Unlike ultrasound device, which is being widely used at the present time that requires 
direct skin contact, the IR-UWB makes imaging internal organ movements without 
invasive surgical or direct skin contact possible. Another advantage in using IR-UWB 
technology is that the UWB transceiver is simple and occupies a very small chip area as it 
does not require complex frequency recovery system as in the narrow bandwidth 
transceiver. In addition, power consumption of the impulse based UWB systems is 
extremely low because the power is consumed only during pulse transmitting period. 
This is an asset for battery-driven device. 
 4
A few examples of UWB radar systems for biomedical sensing applications are in 
[12,13,14] and the PAM 3000 made by Wireless2000. The system in [14] uses discrete 
electronic components on PCB, and the large physical dimension and high power-
consumption (compared to the low power expectation of the UWB) drawn by the discrete 
components makes this device not the best candidate specifically for wearable sensor, not 
mention the networkability. The PAM 3000 is designed to be placed underneath the 
patient’s mattress for stationary monitoring; again, it is not for wearable sensor. The IR-
UWB based sensor proposed in this project is so far an appropriate approach to the 
wearable heart motion detection solution due to the non-invasive detection, very low 
product cost, low power consumption for battery-powered device, high miniaturization 
capability and the environmental friendliness due to its very low electromagnetic energy 
emission. 
 
 
1.2 Project Overview and Objectives 
 
The proposed UWB sensor in this project is a wearable heart motion sensor that is 
non-invasive, contactless and wirelessly connected to a base station data processor. The 
overall sensor, as shown in Figure 1.2, consists of three parts: an UWB radar unit, a 
control and DSP unit, and a communication unit.  
 
Control
&
DSP Unit
Transmitter
Transmitter
Sensor Chip-set
Receiver
Receiver
Base
Station
 
Figure 1.2 Overall system view of UWB bio-sensor 
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Both the UWB radar unit and UWB communication unit are coordinated by the 
control and DSP unit. The radar has one transmitter and one receiver. Once the control 
unit sends a digital control signal to the transmitter in the UWB radar unit, a short pulse is 
sent from this transmitter toward the human heart, and the radar receiver detects the 
reflected pulse and converts the received analog pulse into a digital bit, and then this 
digital bit is sent back to the control and DSP unit. This completes one sensing period. 
Instead of using only one pulse for each sensing period, many pulses (five pulses in this 
project) are used to make the reflected signal detection in the receiver easier by 
increasing the signal SNR. By measuring the time interval between the control signal and 
the reconstructed digital bit, a distance between the heart and the transceiver can be 
calculated in the control and DSP unit. More details on radar sensing will be introduced 
in Chapter 2. The DSP unit can either send the calculated heart rate to a base station 
nearby or the raw data to the same base station for more complicated processing, through 
the communication unit. Similarly to the radar sensing unit, the communication unit 
includes a transmitter and a receiver. The transmitter and the receiver for 
communications are on the same chip as the ones for radar sensing, but with different 
tune-ups for communication purpose. The communication unit is specifically tuned to 
achieve high data transmission with very short pulse period, where as the radar sensing 
unit is tuned to send more pulses in one sensing period but the sensing period is very long.     
The overall goal of this project is to design and simulate an UWB wireless 
Radar/Communication transceiver biosensor device for human heart motion detection. 
The design objectives for this sensor system are as follows: 
 
• Modulation Schemes: On-Off Keying (OOK). 
• The radar sensor and communication transceiver functions as proposed. 
• Verify the circuit design at schematic simulation and post-layout simulation.   
• Transceiver layout in 0.18µm CMOS ready for fabrication. 
• Data transmission rate of 200 Mbps for the communication unit 
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1.3 Thesis Outline 
 
There are four primary topics of interest discussed in this thesis, including IR-UWB radar 
and IR-UWB communication background, IR-UWB based transceiver design, transceiver 
layout in 0.18µm CMOS technology, and simulation performances of the overall system. 
The thesis work begins with Chapter 2 which describes the background of UWB 
communications and radar technology as it is the foundation for the design of the heart 
motion sensor. Chapter 3 presents the heart motion detecting methodology and 
architecture of the impulse-based UWB transceiver followed by circuit design of each 
individual radar transceiver blocks. UWB antenna and some other design issues are also 
discussed. In Chapter 4, circuit layout consideration and transceiver layout design in 
0.18µm CMOS are presented. This will lead into Chapter 5 where the design simulations 
are analyzed. Finally, the conclusion and suggestions for future work are given in 
Chapter 6.  
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Chapter 2 Impulse Radio UWB Background 
 
 
The goal of this chapter is to provide a brief background of the basic concepts of IR - 
UWB radar and IR-UWB communication in a simple and easy-to-understood language. It 
covers the fundamentals of short pulse characteristics, modulations, and concepts behind 
sensing and communication application considerations as well as IR-UWB’s advantages 
and challenges.   
 
 
2.1 UWB Concepts 
 
In conventional communication systems, transmitter employs specific carrier 
frequency to carry information. The signal carrier is a continuous wave (usually a 
sinusoidal wave) with well-defined energy spectrum in a narrow band, which is very easy 
to detect. In the IR-UWB case, the transmitter uses very short pulses with a very low duty 
cycle to represent the information bits. The pulse itself contains the information and is 
sent directly to the receiver for detection and translation. The very low duty cycle results 
in a very low average transmission power and since frequency is inversely related to 
pulse width, the short pulse spread their energy across a wide range of frequencies, which 
in turn results in a very low power spectral density. Figure 2.1 illustrates the differences 
between conventional communication system and IR-UWB system in a more 
interpretative way. 
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Figure 2.1 Narrowband signal and IR-UWB signal representations 
 
The time-scaling property of the Fourier transforms, shown in Equation 2.1, can provide 
some insight for the very large bandwidth of the short pulses [3,4]. 




↔
a
fX
a
atx
1)(
    (2.1)  
Scaling signal by a factor of a in time domain corresponds to the inversely scaling the 
frequency domain signal by a factor of a.  For example, if the pulse has duration of 200 
picoseconds, in frequency domain the center frequency cf is calculated in Equation 2.2. 
5105
10200
11 9
12 =×=×
==
−
Hz
T
f c GHz  (2.2)  
 
 
2.2 Impulse UWB Signals 
 
A UWB signal can be any form of short pulse with wideband frequency spectrum 
such as Gaussian pulse, Gaussian monocycle pulse, wavelet, or chirp pulse. The Gaussian 
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monocycle pulse, which is the first derivative of Gaussian pulse, has been widely used in 
current UWB researches. The Gaussian monocycle pulse has the mathematical 
expression as shown in Equation 2.3 [3] 
2)()( τ
τ
t
e
t
tP
−
=
    (2.3)  
where t  represents time and τ  represents a time delay constant that determines the width 
of the pulse in time domain. The following figures show examples of Gaussian pulse and 
Gaussian monocycle pulse with a pulse width of 0.2ns and its frequency spectrum. The 
pulse type in most cases generated from a pulse generator at the transmitter is a Gaussian 
pulse. However, since after pulse-shaping effects and derivation by antenna, the actual 
pulse shape in transmission is Gaussian monocycle pulse, that’s the reason the Gaussian 
monocycle pulse receives more attention in UWB communications and channel modeling. 
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Figure 2.2 An example of Gaussian pulse 
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Figure 2.3 An example of Gaussian monocycle pulse 
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Figure 2.4 Frequency spectrum of a Gaussian monocycle pulse 
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2.3 FCC Emission Mask 
 
In order to protect the conventional communication systems from interference, the 
Federal Communication Commission (FCC) assigned a frequency spectrum mask for 
UWB applications in the 3.1GHz to 10.6GHz frequency band. There are four masks for 
indoor UWB applications, outdoor UWB applications, through-wall UWB imaging 
applications, and vehicular radar systems respectively [1,3]. Since this project falls in the 
category of indoor UWB applications, the first type of emission is considered in the 
design. Figure 2.5 shows the FCC’s emission mask for indoor UWB applications.  
 
3.1 10.6
1.99
0.96 1.61
GPS
Band
3.1 10.6
Interested
band
7.5GHz
 
Figure 2.5 FCC indoor UWB applications emission mask [1] 
 
For indoor applications, the average output power spectrum density is limited to -41.3 
dBm/MHz between 3.1GHz and 10.6GHz and limited to -53dBm/MHz between 1.99GHz 
and 3.1GHz. This limitation coexists with the long standing FCC Part 15 general 
emission limits to controlled radio interference [4]. In this project, the short pulse 
 12
frequency content falls in the 3.1GHz to 10.6GHz band. Therefore, the transmitting 
power spectrum density level in this 7.5GHz frequency band is limited to -41.3dBm/MHz. 
  It is worth to mention that even the FCC regulated the UWB spectrum, the industrial 
standardization still remains unfinalized. The FCC masks are guidelines for forming the 
template for regulations in other countries including Canada.  
 
 
2.4 Modulation and Detection 
 
In IR-UWB system, the short pulses are directly modulated in time domain to carry 
the information bits before they are sent out for transmission. A few commonly used 
pulse-modulation techniques are discussed in this section. They are on-off keying (OOK), 
pulse-amplitude modulation (PAM), pulse-position modulation (PPM), and biphase 
modulation. Different modulation technique has different drawbacks and advantages 
affecting the system design parameters such as resistance to interference and noise, data 
rate, circuit complexity, and overall system cost.  
 
2.4.1 Pulse-Amplitude Modulation 
 
Pulse-amplitude modulation (PAM) is a one-dimensional signal modulation that 
modulates the narrow pulse amplitude to two amplitude levels corresponding to bit 1 or 
bit 0 [4]. By convention, the pulse with high amplitude represents data 1 and the low 
amplitude represents data 0. The modulated signal can be expressed in by Equation 2.4: 
∑
∞
=
−⋅=
1
)()(
m
m mTtPats    (2.4)  
In this expression, ∞ shows the data bits are transmitting continuously, )(tP  
represents the extremely narrow energy pulse, ma stands for the two possible amplitudes 
for information bit, 1 or 0. T  is the pulse period (pulse duration and the rest in one cycle). 
Figure 2.6 shows an example of the output signals by PAM.  
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Figure 2.6 Pulse-amplitude modulation 
 
PAM implementation is relatively simple since it requires only single polarity to 
represent data. PAM-type demodulator relies on energy detector to recover data. 
However, PAM is sensitive to noise and attenuation can make ‘1’ and ‘0’ 
undistinguishable. 
 
2.4.2 On-Off Keying 
 
The OOK pulse modulation is a special case of PAM. This modulation transmits a 
pulse if the information bit is 1, and transmits nothing if the information bit is 0. The 
modulated signals can be represented in time domain by 
∑
∞
=
−⋅=
1
)()(
m
m mTtPbts    (2.5)  
where in this expression, ∞ shows the infinite number of transmitted bits, )(tP is the 
extremely narrow pulse, mb stands for the information bit, either 1 or 0. T  is the pulse 
period (pulse duration and the rest in one cycle). Figure 2.7 shows how the OOK 
modulation scheme works. 
 
1 0 01
Time
 
Figure 2.7 On-off keying modulation 
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This modulation technique is applied in this project design due to its low circuit 
complexity required for both modulation and demodulation. Multiple pulses are used to 
represent a single bit, this helps to combat noise and attenuation and makes the energy 
detection at the receiver side easier.  
 
 
2.4.3 Pulse-Position Modulation 
 
Pulse-position modulation (PPM) modulates signals by shifting the pulses in a 
predefined window in time. A data bit 1 can be represented by the original signal pulse 
and data bit 0 by position-shifted pulse with respect to a specific reference point in time 
domain. The signals after modulation are in a form as follows [15]:  
∑
∞
=
−−=
1
)()(
m
mbmTtPts δ    (2.6)  
whereδ is a time delay, and mb is the data bit ‘1’ or ‘0’. )(tP  is the energy signal and m 
is the numbers of bits that modulated. For a particular case of PPM transmission, as 
shown in Figure 2.8, data bit ‘1’ is sent at the nominal time and data bit ‘0’ is send 
delayed by a time intervalδ . PPM signals are less sensitive to channel noise compared to 
PAM or OOK signals. However, they are vulnerable to catastrophic collisions that are 
caused by multiple-access channels [15]. The higher circuit complexity is another issue 
when considering PPM physical implementation. 
 
1 0 01
Time
 
Figure 2.8 Pulse-position modulation 
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2.4.4 Biphase Modulation 
 
The biphase modulation changes the polarity of the signal pulse to represent 
information bits 1 or 0. Usually, positive polarity carries the data bit 1 and negative 
polarity carries the data bit 0. The mathematical representation of the modulated signals 
is shown as follows [15]: 
∑
∞
=
−⋅=
1
)()(
m
m mTtPbts    (2.7)  
where mb stands for the positive or negative polarities 1 or -1 with respect to the data bits 
1 or 0. )(tP is the short energy pulse. T  is the full pulse cycle time. Figure 2.9 
demonstrates signal modulation using biphase scheme.  
1 0 01
Time
 
Figure 2.9 Biphase modulation scheme 
 
The advantage of biphase modulation is the less susceptibility to distortion because 
the signals are detected based on the polarity not on the amplitude [3]. But on the other 
hand, both the transmitter and the receiver need complex circuit implementation. 
 
 
2.5 UWB Communications and UWB Radar 
 
Both UWB communications and radar sensing utilize IR-Ultra Wideband techniques 
and electromagnetic properties of pulses to convey information and sense targets. 
However, completing wireless communications and sensing tasks are not just all about 
the UWB but a successful integration of all the parts including design methodologies, 
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physical implementation, wireless channel estimation, and UWB technology. This section 
focuses on how the UWB technology can be applied for communicating and sensing. 
 
 
2.5.1 UWB Communications 
 
Wireless UWB communications is regarded as the future technology for high data 
rate and short range communications. Impulse radio is a UWB digital data 
communication system for low power, low range applications. The carrier-less 
transmission eliminates the use of frequency mixer, local oscillator at the transmitter and 
frequency down-converter at the receiver since the digital input bits are not modulated on 
a continuous waveform of a fixed carrier frequency. As a result, the transceiver, as shown 
in Figure 2.10, is much less complex than the conventional narrow-band transceiver 
architecture [3,16,17]. 
Input
data
Comparator Integrator
LNAMultiplier
Modulator
& Pulse
Generator
Output
data
VGA
Control
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Figure 2.10 IR-UWB transceiver architecture 
 
At the block level, the transmitter is very simple. It consists of a pulse generator and 
an OOK modulator, and a variable gain amplifier (VGA) to control the output pulse 
amplitude level. The pulse repetition rate is determined by a control signal from the DSP 
unit. The receiver for signals transmitted over an additive white Gaussian noise (AWGN) 
channel is a correlation-type receiver which calculate the correlation between received 
signals and template signals and maximize the signal to noise ratio (SNR) [18]. The 
receiver proposed in this thesis is a non-coherent receiver that includes a low-noise 
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amplifier (LNA), a multiplier functioning as a correlation circuit, an energy integrator, 
and a 1-bit voltage comparator. To maximize the processing gain and SNR, the template 
signals should be the same as that of the received signal. Usually very coarse 
approximations are generated as template due to the difficulty of making the replica of 
the transmitted signal. Here in the proposed design, the template for correlation is the 
received signal itself. This eliminates the use of signal template generator and complex 
coherent synchronization techniques. After a received signal is amplified and squared, the 
result is integrated over one bit duration to maximize the received signal power and to 
minimize the noise. Having multiple pulses representing one bit raises the correlated 
signal from the noise and the possible signals of other sources. This comes to a 
conclusion that the more pulses representing a bit, the better SNR is attained since more 
energy is put into the symbol. 
 
 
2.5.2 UWB Radar for Biomedical Use 
 
As mentioned before, the extremely narrow pulse (usually in order of few hundreds 
picoseconds) makes it possible to build radar with much better spatial resolution and very 
short-range capability compared to other conventional radars. Also, the large bandwidth 
allows the UWB radar to get more information about the possible surrounding targets and 
detect, identify, and locate only the most desired target among others. The fine resolution 
makes the ultra wideband radar beneficial for medical applications. The properties of 
short pulse indicate that the UWB signal can penetrate a great variety of biological 
materials such as organic tissues, fat, blood, and bone. Experiment results show that the 
signals with low center frequencies achieve better material penetration [17]. Compared to 
a radar system with a pulse-length of one microsecond, a short Gaussian or Gaussian 
monopole pulse of 200ps in width has a wavelength in free space of only 60 mm, 
compared to 300m. Since the pulse length in conventional radar is significantly longer 
than the size of the target of interest, the majority of the duration of the returned signal is 
an exact replica of the radiated signal as the reflection process is at quasi steady-state. 
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Thus, the returned signal provides little information about the nature of the target. 
However, since the UWB pulse length is in the same order of magnitude with the 
potential targets, UWB radar reflected pulses are changed by the target structure and 
electrical characteristics. Those changes in pulse waveform provide valuable information 
such as shape and material properties about the targets. Discrimination of target using 
higher order signal processing of impulse signals can distinguish between materials that 
would not be otherwise distinguishable by the narrowband signals, at the cost of complex 
signal processing [19]. 
To work as an impulse radar, the UWB transmitter sends a narrow pulse toward a 
target and a UWB receiver detects the reflected signal. This is the very simple algorithm 
of radar sensing which has been widely used. For biomedical sensor in this project, the 
target is a human heart. To further explore how the heart movement can be detected and 
measured, it is useful to take a close look at what is measured and analyzed in the sensing 
process.  
When electromagnetic wave in propagation encounter an boundary of two types of 
medium with different dielectric properties, a portion of the incident electromagnetic 
energy is reflected back to the original medium with reflection angle rθ  (zero reflection 
angle if the incident wave path is parallel to the normal line), while the other portion 
continues propagating through the next medium. The transmission of UWB pulse has the 
same analogy, as shown in Figure 2.11. 
The reflection coefficient is Γ  and transmission coefficient is represented byγ . The 
reflected and transmitted signals are expressed in Equation 2.8 and 2.9 
it EE ⋅= γ      (2.8)  
ir EE ⋅Γ=      (2.9)  
where iE  is the incident wave, rE and tE are the reflected wave and transmitted wave 
respectively. The reflection coefficient can be represented by Equation 2.10 
1
1
2
1
2
1
+
−
=Γ
Z
Z
Z
Z
     (2.10)  
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where 
1
0
1 ε
ε
=Z  and 
2
0
2 ε
ε
=Z  are the characteristic impedances of medium one and 
medium two, respectively. 1ε  and 2ε are the relative permittivities of the two mediums. 
0ε  is the permittivity of free space. Studies and researches show that there is a noticeable 
difference in dielectric properties between human heart muscle and the blood it pushes 
into the vascular tree [5,20]. Therefore, when a pulse reaches the interface between the 
heart muscle and the blood inside, partial reflection occurs. According to McEwan’s 
patent, rough estimation of the characteristic impedance of the cardiac muscle is about 60 
ohms and the impedance of cardiac blood is about 50 ohms [8]. Given all the impedance 
data, the reflection coefficient can be estimated using Equation 2.10 which yields a 10% 
return fraction of the radiated pulse.  
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Figure 2.11 Pulse reflection and transmission diagram 
 
The primary components of an IR-UWB sensor radar consist of a transmitter and a 
receiver. These two parts can be either implemented in a same chip or separately. The 
transmitter sends out a pulse to the thorax and sends a timing signal to processor. As the 
pulse propagates through skin (including epidermis, dermis, and subcutaneous layer), fat, 
pectorals muscle, cardiac muscle and heart blood, several reflections occur at each 
interface. At this moment it is believed that the energy reflection from the interface 
between cardiac muscle and heart blood is the highest among these reflections. This is 
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because the dielectric properties between cardiac muscle which belongs to soft tissue 
category and heart blood differ noticeably while the differences of dielectric properties 
between other similar soft tissues are minor since they are formed by similar types of 
carbohydrate macromolecules. For the above reason, the receiver only detects the 
reflected pulse and sends another timing signal to the processor. The time interval 
between two timing signals is the pulse round trip time. The distance is then computed 
using the equation, distance=time×velocity where the velocity can be expressed by 
Equation 2.11 as 
r
sm
velocity
ε
/1099752458.2 8×
=    (2.11)  
The velocity is material dependent and different propagation velocities are estimated 
based on tissues’ relative permittivity rε . The movements of heart muscle are analyzed 
based on the computed distance. After repeating sending pulses and receiving pulses, a 
pattern for measured distances can be plotted and heart beating rate can be obtained. An 
example of the distance measurement plot is shown in Figure 2.12. 
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Figure 2.12 Distance plot for heart motion with a heart rate of 60 beats/second 
 
Models of organic tissues in the thorax over typical UWB pulse of width 200 ns are 
shown in Table 2-1, these data are obtained from the Visible Human Project [21] and the 
Gabriel’s data book of dielectric properties of tissues [22]. Figure 2.13 illustrates the 
cross-section diagram of different organ locations.  
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Table 2-1 Models of different organic tissues in human thorax [21,22] 
Bone
Heart
 
Figure 2.13 Cross-section of thorax [2] 
 
These data help to develop and build an accurate propagation analysis. However, this 
project focuses rather on the overall physical sensor system realization and 
implementation than the detailed pulse transmission analysis. The construction of 
accurate model for pulse propagation will be carried out in the future work. The next 
chapter will talk about the circuit implementation of the UWB transceiver. 
Impedance Attenuation Speed Tissue 
Thickness 
 
Ohms 1−m  710 m/s mm 
Free air 376.7 0 29.98 1 
fat 112.6 8.96 8.958 0.96 
muscle 49.99 31.67 3.978 1.35 
lung 52.86 29.62 4.206 5.78 
heart 49.17 38.71 3.912 N/A 
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Chapter 3 UWB Transceiver Design 
 
 
As machine computation is getting cheaper and cheaper, the analysis of system no 
longer presents much of a problem. Therefore, developing the design insight is more 
interested than getting the actual circuit parameters. The goal of this chapter is to provide 
a detailed design approach and design insight to the UWB transceiver with design 
methods that are reasonably simple to apply yet convey the desired insight and yield a 
good start for computer analysis. Also, a description of the proposed UWB antenna and a 
Control & DSP Unit are discussed for the full transceiver design completeness. Before 
further exploration of the UWB transceiver circuitry, a formal review of the basic 
concepts of radio frequency (RF) circuits and MOSFET design considerations are 
reviewed. 
 
 
 
3.1 Design Considerations 
 
In a CMOS RF system, the matching, noise, power gain, and speed are the most 
concerns that can affect the overall system performance. This section briefly overviews 
some general design techniques and considerations behind these concerns.  
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3.1.1 Impedance Matching 
 
To achieve maximum power transfer in radio frequency circuit design, the matching 
is necessary between the load and the source impedance. Figure 3.1 illustrates a typical 
situation in which an amplifier, in order to deliver maximum power to the 50 Ω  load, 
must have the 50 Ω  equivalent terminations SZ  and LZ . The input matching network is 
designed to transform the 50 Ω  voltage source impedance (could be an antenna or a 
communication front-end) to the source impedance SZ , and the output matching network 
transforms the 50 Ω  termination to the load impedance LZ . 
 
V1
Ω50
Amplifier
Input
matching
network
Zs
Output
matching
network
Ω50
ZL
 
Figure 3.1 Block diagram of a microwave matching 
 
The basic idea of the matching comes from the maximum power theorem which 
states that, for DC circuits, maximum power will be transferred from the source to the 
load if the load resistance equals the source resistance [23]. However in the case of time-
varying wave forms, this theorem states that the maximum power transfer occurs when 
the load impedance is equal to the complex conjugate of the source impedance [23]. If the 
source impedance is described, by jXRZ S += , then the load impedance should be 
jXRZ L −= . Therefore as shown in the Figure 3.2, for example, the inductive and 
capacitive reactance compensates for each other, and the equivalent circuit is shown on 
the right side of Figure 3.2. 
Simple real impedance matching is very rare in the real world. For most devices such 
as transistor, transmission lines, LNAs, mixers, and antenna systems, the source and load 
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impedances are almost always complex because devices either contain reactive 
components or the parasitic effects. 
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Figure 3.2 Impedance matching circuit and its equivalent circuit [24] 
 
There are many different types of matching techniques, the L-match network, shown 
in Figure 3.3, is most commonly used not only because it is simple to design but quite 
practical. The quality factor analysis (Q analysis) is usually applied to construct the L 
matching network [24]. The basic definition of the quality factor of a circuit is 
P
S
W
WQ pi2=       (3.1)  
where SW is the energy stored in reactive components and PW is the average power 
dissipated in every frequency period. In Figure 3.3, from the definition of Q, the serial 
network SQ and the parallel network PQ can be described as 
S
S
S R
XQ = ,     (3.2)  
P
P
P X
RQ = .     (3.3)  
 
RF
SR
PX
SX
PR
SSS RXQ = PPP XRQ =
 
Figure 3.3 A simple L-matching network [24] 
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To match the source to the load, SS jXR + and PP jXR || should be the same. 
Therefore, 
22
22
PP
PPPP
PP
PP
SS XR
RXRjX
jXR
RjXjXR
+
+
=
+
=+ .   (3.4)  
The real part is 
1222
2
+
=
+
=
P
P
PP
PP
S Q
R
XR
RX
R .    (3.5)  
This leads to a PQ  described with resistive components only 
1−=
S
P
P R
RQ     (3.6)  
This Q analysis can be applied to other basic matching networks such as pi match (a 
matching circuit with the pi shape) and T match (a matching circuit with T shape) 
networks. Since they are not relevant to the project design, the review on impedance 
matching is not required to discuss further. 
 
3.1.2 Shunt-Peaked Cascode Amplifier with Inductance Degeneration 
 
The shunt-peaked cascade amplifier topology with inductance degeneration, shown in 
Figure 3.4, is a very good choice to start with the design of a driver amplifier at the 
transmitter and the front-end LNA at the receiver in this project because it has very low 
inverse interference, good noise figure, and high stability and gain [25]. The load 
impedance LZ in the Figure 3.4 is replaced by a series connection of a shunt-peaking 
inductor LL  and a load resistance LR to further enhance the frequency bandwidth as 
mentioned in the later sections.  
The amplifier small signal gain can be analyzed by using the amplifier’s small signal 
model shown in Figure 3.5. The transistor’s body effect and gate-drain capacitance are 
ignored in analysis for simplicity and to provide more intuition for behavioral 
understanding.  
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Figure 3.4 Cascode amplifier with inductance degeneration 
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Figure 3.5 Small signal model of inductance degenerated amplifier 
 
Consider the inductive degenerated output stage in Figure 3.5, the output impedance 
looking into the drain is outR . To find an expression for outR , the Thévenin’s theorem is 
applied. The Vin is shorted to ground: 
o
out
gsmout
r
VVgI +=      (3.7)  
Sogsmoutout VrVgIV +−= )(     (3.8)  
At the source S: 
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S
S
out Z
V
I =       (3.9)  
S
Ggs
out Z
VV
I
+−
=      (3.10)  
Soutgs ZIV −=       (3.11)  
Therefore, outV can be expressed as: 
SoSoutmoutout VrZIgIV +−−= ))((    (3.12)  
SoutoSmout VIrZgV ++= )1(     (3.13)  
gsoutoSmout VIrZgV −+= )1(     (3.14)  
SoutoutoSmout ZIIrZgV ++= )1(    (3.15)  
Therefore,  
SoSm
out
out
out ZrZgI
V
R ++== )1(    (3.16)  
SoSmoout ZrZgrR ++=     (3.17)  
Since 
gsmout VgI =       (3.18)  
)( Soutinmout ZIVgI −=     (3.19)  
Sm
inm
out Zg
Vg
I
+
=
1
     (3.20)  
Substitute: 
Sgsmings ZVgVV −=      (3.21)  
)1( Smgsin ZgVV +=      (3.22)  
Sm
in
gs Zg
VV
+
=
1
     (3.23)  
Substitute: 
)||( Loutgsmout ZRVgV −=     (3.24)  
)||(
1 LoutSm
in
mout ZRZg
V
gV
+
−=    (3.25)  
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 (3.27)  
For a very large or , the high frequency gain can be simplified to 
Sm
Lm
v Zg
Zg
A
+
−
≈
1
     (3.29)  
The last equation shows that the gain of an amplifier is mainly determined by the load 
impedance LZ and the source impedance SZ . 
 
3.1.3 MOSFET Design Considerations 
 
Proper CMOS transistor sizing is critical for realizing high gain, high speed, and low 
noise circuits for Giga Hertz analog design. Among various transistor parameters, two 
figures of merit used to indicate transistor performance are particularly important, i.e., 
Tω and maxω , shown in equations 3.30 and 3.31, in which Tω  is the frequency at which 
the current gain equals to unity, and maxω is the frequency at which the power gain drops 
to unity [26].  These two figures define the maximum speed at which a transistor can 
operate. 
gdgs
m
T CC
g
+
=ω      (3.30)  
gdg
T
Cr
ω
ω
2
1
max =      (3.31)  
where gr is the series transistor gate resistance. It is clear that Tω depends on gate-source 
capacitance and gate-drain capacitance (mostly on gate-source), and maxω not only on Tω , 
but also on the gate resistance. Further derivation of Tω with assumption that the gate-
drain capacitance is very small compared to the gate-source capacitance shows that 
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ω .   (3.32)  
Therefore, Tω depends on the inverse square of the transistor length L, and W if the 
gate-drain capacitance is taken into consideration. So small CMOS transistor length L 
is required to increase Tω and maxω and therefore, the speed of the circuit. Large 
transistor width W leads to a large mg , which in turn increases transistor gain and 
reduces noise, as the minimum noise figure of a CMOS transistor is inversely 
proportional to the mg  as shown in Equation 3.33 [26], where 2K is the constant 
dependent on temperature and Sr is the source resistance. 
m
Sg
gs g
rr
CKF
+
+= 2min 1     (3.33)  
The gate and source resistance gr  and Sr  should be kept small in order to maintain a 
low noise figure and high maxω . However, large transistor width W is sometimes 
unavoidable in the design, thus some layout techniques are applied to reduce the gate and 
source resistance. These layout techniques will be discussed in Chapter 4.  
 
 
3.2 The Transmitter 
 
Figure 3.6 shows the architecture of the UWB transmitter. The very simple 
transmitter structure includes a modulator, a pulse generator and a driver amplifier. The 
input clock signal and control signal are modulated to a sequence of clock pulse, and this 
square pulse train then goes into the pulse generator to produce a short Gaussian voltage 
pulse. The output of the pulse generator is passed onto a driver amplifier and then 
transmitted by an UWB antenna. The output pulse amplitude is adjustable through the 
variable gain amplifier (VGA) driver. This driver also shapes the pulse to meet the FCC 
spectral mask [27]. 
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Figure 3.6 The block diagram of the transmitter 
 
In the following sections, each component of the transmitter is presented and design 
issues are discussed from an intuitive design perspective. 
 
 
3.2.1 The Modulator and Pulse Generator 
 
Figure 3.7 shows two main components of the transmitter: the modulator and the 
pulse generator. The data modulator and the pulse generator are designed using low 
power digital circuits. The modulation scheme is OOK modulation. The inputs to the 
OOK modulator are a digital periodical clock signal Clk, and a binary control signal data. 
The control signal, as shown in Figure 3.8(a), decides how many pulses to be sent while 
the clock decides the pulse frequency. Whenever the input data goes high, the modulated 
output modV is represented by a sequence of clock signal as shown in Figure 3.8(b). modV is 
logic low when the data goes low. In Figure 3.8(c), pulseV  is the waveform at the output of 
the pulse generator. The clock rate must be higher than the data rate to ensure reliable 
modulation and demodulation.  
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Figure 3.7 Circuit diagram of data modulator and pulse generator 
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Figure 3.8 Signal-flow in the modulator and pulse generator 
 
The input signal to the pulse generator is the modulated clock signal. Each falling 
edge of the clock triggers a positively-peaked Gaussian pulse through a NOR gate since 
one input of the NOR gate is delayed and inverted by a series of inverters and two NOR 
inputs are both low only when the clock is at the falling edge. The momentary logic low 
for both inputs produces a momentary logic high pulse. The width of the pulse is 
determined by the time of the inputs are momentary low, which is set by the total delay 
time of the inverters. Figure 3.8(a) shows the modulated clock in which the control signal 
is long enough to allow five pulses to be sent and the Gaussian pulses produced by the 
pulse generator. The modulator can be set so that three pulses are sent instead of five 
pulses. The circuit is in idle state without dynamic power dissipation unless the control 
signal is turned on. In Figure 3.8(d), VGAV  shows the waveform at the output of the 
transmitter. The next section will discuss how the amplifier waveform can be adjusted.  
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3.2.2 The Driver Amplifier with Variable Gain 
 
The driver amplifier is used to adjust the transmitting pulse amplitude, and to drive a 
50 Ω antenna. There are two stages in the driver amplifier: the first stage is a cascaded 
common-source common-gate shunt-peaked structure with an inductive degeneration, 
and the second stage is a source-follower with an active load. By analyzing the high 
frequency operation of a cascaded common-source amplifier, a voltage gain can be 
shown as: 
LmV ZGA −=     (3.34)  
or 
Sm
Lm
V Zg
Zg
A
+
−
=
1
    (3.35)  
For a MOS transistor biased in the linear region, the current can be described by the 
relationship of the following equation: 
( ) 



−−=
2
2
1
DSDStGSOXnD vvVvL
WCi µ   (3.36)  
If the value DSv  is very small, the last term 
2
2
1
DSv  can be neglected, and the above 
equation is turned into a linear function between DSv  and Di . Rearrange this 
representation, a linear resistance DSr is shown: 
)(
1
tGSOXn
D
DS
DS
Vv
L
WCi
v
r
−
=≡
µ
   (3.37)  
The value of the resistance DSr  is controlled by varying the value of GSv .  
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Figure 3.9 Equivalent circuits of a simple VGA 
 
As shown in Figure 3.9, M1 is biased to operate in the saturation region while M2 
operates in the linear region. inV , the gate voltage of M1, is the signal input. biasV , the 
gate voltage of M2, controls the resistance DSr . The gain of the amplifier with M2 in the 
linear region is 
)( tinOXnDSV VVL
WCrA −−= µ  
DSmrg−=        (3.38)  
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    (3.39)  
DSr is in series with the shunt-peaked components LZ . Therefore, the total gain of this 
simple VGA can be expressed as: 
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  (3.41)  
 
Simulation shows that a change from 0.6V to 1.4V corresponds to a signal pulse level 
from 6mV to 75mV. There is a linear relationship between the control voltage and the 
amplifier gain. The second stage is an output buffer which is used to match the 50 Ω  
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output resistance from 0.9GHz to 6GHz. The driver amplifier VGA circuit is shown in 
Figure 3.10. 
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Figure 3.10 Driver amplifier with variable gain 
 
 
3.3 The Receiver 
 
The UWB receiver’s structure is shown in Figure 3.11. In this receiver topology, The 
UWB pulses are detected by the receiver antenna and amplified by an ultra wideband 
LNA. The amplified pulse is then self-multiplied by a multiplier which behaves as a 
correlation-type demodulator since it maximizes the SNR [18,29]. The squared output is 
then fed into an integrator to further improve SNR of the signals by collecting energy 
over one pulses repetition period. The signal output of the integrator is compared with a 
reference voltage to decide whether there is a pulse received.  In the following sections, 
each component of the receiver is presented and design issues are discussed. 
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Figure 3.11 The UWB receiver structure 
 
 
3.3.1 The Low Noise Amplifier 
 
The wireless receiver requires input impedance matching to 50 Ω source impedance 
(RF front end, antennas). This 50 Ω input matching maximizes the power received in the 
receiver. In UWB circuit design, conventional narrow band matching techniques can not 
be employed for matching over a wideband of frequency. It is quite challenging to match 
over the 7.5 GHz bandwidth in the case of UWB.  
Classic shunt feedback amplifiers for wideband input match is a possible approach, 
but the higher 3dB frequency is limited by the parasitic input capacitance. The proposed 
circuit is based on a common-source amplifier with inductance degeneration, shown in 
Figure 3.4 in previous section, a technique widely used in narrow-band designs by 
embedding the input network of the LNA in a multi-section reactive network so that the 
overall input reactance is resonated over a wider bandwidth [26,29]. At high frequency, 
the power matching and noise matching is very similar. Here, the LC-ladder matching, a 
technique for ultra-wideband input matching is applied in the LNA. This technique uses a 
second-order low-pass ladder filter as shown in Figure 3.12. 
 
inZ C
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R
 
Figure 3.12 LC-ladder matching network 
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The values of Lin and C are chosen that  
0ω
RLin =      (3.42)  
R
C
0
1
ω
=      (3.43)  
The overall input impedance is equal to R to up to 0ω , the low-pass cut-off frequency. 
Using the low-pass to band-pass transformation, the series inductor is transformed to a 
series LC and the shunt capacitor to a parallel LC [30,31]. The transformation is 
conducted by replacing 0ωs by )()( 00 ss ωω +  and adding a zero in the second-order 
filter transfer function 
2
0
02
2
0
ω
ω
ω
+





+
=
Qss
T ,   (3.44)  
where LC10 =ω and CRQ 0ω= . 
In Figure 3.13, the transformed band-pass ladder matching network is shown. The 
right side of inZ resembles the input impedance of an inductively generated common-
source transistor.  
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Figure 3.13 The LNA input matching network 
 
The input impedance can be expressed as 
gd
SL
gs
gin
sC
sLR
sC
sLZ 1||)1( +++=
   (3.45)  
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LR , the real part of input impedance inZ , is chosen to be equal to the source resistance SR , 
which is 50 Ω . From the principle of inductance degeneration analysis, the input 
impedance model of the inductive source degeneration can be simplified as 
indT
gs
indin L
sC
sLZ ω++= 1     (3.48)  
where Tω = )( gdgsm CCg + . Therefore, LR in Figure 3.13 is replaced by STL LR ω= . It is 
clear that the value of the real part of input impedance can be controlled over through the 
choice of the inductance. The approximated equations for choosing the matching 
inductors and capacitors are shown in Equation 3.49 to 3.52. 
L
SRL
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SH R
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ω
1
2 ≈   (3.51 and 3.52) 
The complete LNA circuit is shown in Figure 3.14. The LNA gain analysis is very 
similar to the gain analysis of the driver amplifier in the transmitter since both circuits 
utilize the same circuit topology: the shunt-peaked cascade structure with inductance 
degeneration. A similar derivation can lead to a rough approximation for gain transfer 
function shown in Equation 3.53. 
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Figure 3.14 The LNA 
 
The size of the transistors and operating currents are chosen by the constraint of 
maximizing gain while maintaining low-power consumption. Through simulations, the 
LNA provides a power gain of 7 dB, as plotted in Figure 3.15, a relatively good 
impedance match and the bandwidth is from 2GHz to 11.2GHz, as plotted in Figure 3.16. 
The maximum impedance matching is achieved at 5GHz. The dip at 5GHz in Figure 3.16 
shows the minimum signal reflection occurs at this frequency. Figure 3.19 (a) shows the 
LNA output pulse train waveform.  
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Figure 3.15 Simulated power gain for the LNA 
 
 
Figure 3.16 Simulated input matching for the LNA 
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3.3.2 The Multiplier 
 
A Gilbert cell, the most common differential amplifier structure used in integrated 
telecommunication circuits today, is applied to implement the multiplication function in 
the UWB receiver, as shown in Figure 3.17. 
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Figure 3.17 The multiplier 
 
The Gilbert multiplier consists of two differential pairs with variable gain control in each 
tails. The differential output voltage and output current can be expressed as 
−+
−= outoutout VVV     (3.54)  
87 III out −=      (3.55)  
With the diode connected active load on both +outV and
−
outV , 
8
8
7
7
11 I
g
I
g
V
mm
out −=    (3.56)  
Since 
)()( 645387 IIIIII +−+=−     (3.57)  
)()( 5643 IIII −−−=     (3.58)  
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Figure 3.18 A differential pair 
 
 
In a single differential pair shown in Figure 3.18, it can be proved by MOS square 
law in the saturation that 
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Rearrange the above equation 
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Similarly, 43 II − and 56 II − can be expressed as 
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Let 
L
WCOXnµα 2
1
=  as the transistor sizes from M3 to M6 are the same. 
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Substitute into equation 3.57: 
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Since M1 and M2 in Figure 3.17 form a lower differential pair 
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The output voltage outV  can be further simplified to 
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In the non-coherent UWB receiver design, the signal template for correlation 
detection is the received signal itself. Therefore, ininin VVV == 21 , and the output of the 
multiplier is the square of the signal represented by Equation 3.69. 
2
7
2
in
m
out Vg
V α=      (3.69)  
The output pulse waveform is shown in Figure 3.19 (b) below. The correlated pulses 
are squared and random noise is depressed. Figure 3.19(c) shows the waveform at the 
output of the integrator. This will be discussed in the following section. 
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Figure 3.19 (a) LNA output pulse train, (b) multiplier output, (c) integrator output 
 
 
3.3.3 The Integrator 
 
An inverting operation amplifier configuration is employed in the implementation of 
the charge integrator. As shown in Figure 3.20, this configuration has a capacitor in the 
feedback path and a resistor at the input.  
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Figure 3.20 The integrator configuration 
 
 44
The first stage of the integrator is a differential-to-single amplifier to convert the 
differential signal to single-ended signal to achieve a signal gain, as shown in Figure 3.21. 
The signal voltage gain can be derived similarly to the differential pair as shown in the 
previous section. The gain can be approximated as 
)||( 422,1 oomoutmV rrgRGA ⋅==    (3.70)  
The second stage is an inverting operational amplifier with feedback [32]. The 
inverting op-amp input causes inV  to appear in effect across R, and therefore, the current 
1i  flowing from the last stage will be RVin . This current flows through the capacitor C, 
which causes charge to accumulate on C. If the circuit begins to collect charges at time 
t=0, then, at time t, the current 1i  will have deposited on the capacitor C a charge equal to 
∫
t
dtti
0
1 )( . The voltage across the capacitor C will change by ∫
t
dtti
C 0
1 )(
1
. The op-amp 
output voltage is the negative of the capacitor voltage, therefore,  
Cinitial
t
inout VdttVRC
tV −−= ∫
0
)(1)(    (3.71)  
where CinitialV  is the initial voltage across the capacitor C before time 0. Then output 
voltage is proportional to the time-integral of the input, and CR is the integrator time-
constant. The input signal is the pulse trains with a period T, and T is set to allow the 
integrator have enough time to collect the incoming pulse train charges and discharge the 
integrator before a new pulse train coming. The integrator frequency, intω , is the inverse 
of the integrator time constant 
RC
1
int =ω      (3.72)  
For a very short pulse train duration time, the integrator constant RC must be very 
small as well in order to achieve an acceptable gain. The desirable op-amp must have a 
very large gain to overcome the ultra-wideband mismatching and high frequency 
attenuation.  
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Figure 3.21 The differential-to-single converter circuitry 
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Figure 3.22 Inverting operational amplifier 
 
Figure 3.22 shows the detail circuit for the inverting operation amplifier in the second 
stage. A rough estimation of the voltage gain is 
)||( 108811 oomoutmV rrgRGA ⋅==    (3.73)  
)||( 1211112 oomV rrgA ⋅=     (3.74)  
)||( 1413133 oomV rrgA ⋅=     (3.75)  
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The last stage is a series of common source amplifiers to further amplify the signal 
before it reaches the voltage comparator. Simulation shows this charge integrator is fast 
enough for the input signals. The final integrator output is shown in Figure 3.19 (c). The 
small voltage spikes in the integrator output are the clock feedthrough from the 
comparator at the next stage. The integrator output signals are high enough to overcome 
the clock feedthrough. 
 
 
3.3.4 The Comparator 
 
A voltage comparator is the last stage in the UWB receiver. A sense amplifier is used 
as comparator because of its high sensitivity and low circuit complexity [33,34]. Figure 
3.24 shows a schematic diagram of the comparator. For a better understanding of how the 
circuit works, a simplified form is presented on the right side of the Figure 3.24. In the 
circuit, M3 – M6 form a flow-through latch (a cross coupled inverter shown in Figure 
3.23).  
 
In Out
 
Figure 3.23 A latch formed by M3-M6 
 
As shown in Figure 3.24, when the clock is set to a logic high, M5 and M6 are closed 
switch and M7 and M10 are open switch. When input voltage is rising higher than the 
reference voltage, the voltage at the drain of M1 is going down and therefore the voltage 
at the drain of M3 is going down. This leads to a smaller gate voltage of M4. Since the 
reference voltage is virtually going down relative to the input voltage (keep in mind that 
it is a differential amplifier topology), the voltage at the drain of M2 is going up, and so 
does the drain voltage at M4 (remember that the gate voltage of M4 is smaller now). This 
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process is keeping running until the drain of M4 reach the logic high level (Vdd). All this 
happens in a very short time and then the drain of M4 is stabilized at Vdd. This finishes 
one comparison. The signal diagram in Figure 3.25 illustrates the comparison process. It 
should be noted that the input signal must be greater than Vth (threshold voltage) for M1 
and M2 to work properly (they are turned on to provide a path to ground). Kickback 
noise is minimized since the input signals are isolated from the latch by M1 and M2.  
Another important undesired noise is clock feedthrough which is large glitch seen in the 
input waveform when the clock goes high or low. It is because the clock has a direct 
capacitive path to the input signals. To reduce this feedthrough, one can use a cascade 
input configuration. In our design, the clock feedthrough noise is around 15 mV (much 
higher than the sensitivity of the comparator which is 7mV). A NAND SR latch at the 
end is used to provide the outputs of the circuit change on the rising edge of the clock 
signal. 
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Figure 3.24 The comparator 
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Figure 3.25 The operation of the comparator 
 
 
3.4 The Bandgap Reference and Current Biasing 
 
To make the circuits work properly, fixed voltages and currents must be generated to 
provide accurate biasing that is most independent of temperature, small voltage source 
swing, and technology parameters variations. The voltage reference bias circuits that 
widely used in PCB circuit is no longer suitable for CMOS that are to be fabricated using 
integrated-circuit technology since they make extensive use of resistors. Instead, knowing 
that the diode-connected MOS transistor behaves as an active resistor with the resistance 
of
mg
R 1= , a voltage reference bias circuit can be constructed using MOS transistors 
replacing conventional resistors. Such a simple and practical circuit used in the industry 
is shown in Figure 3.26. 
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Figure 3.26 Voltage reference circuit 
 
Recall that in a saturation region (diode-connected), the transconductance mg depends 
on the sizing of the transistor W and L. Hence, the reference voltage rV can be set by 
controlling the width and length of the transistor. 
A cascade Wilson current mirror, as shown in Figure 3.27, is employed for 
independent current biasing as this type of current mirror provides large output 
impedance [25]. The transistor M5 and M6 have the same W/L ratio, which yield the 
same current in both sides of the circuit, i.e., 21 II = . Also it can be seen that 
RIVV gsgs 112 +=      (3.77)  
Hence RIVV gseff 112 += , and an expression for the tail resistor R can be derived as in 
Equation 3.79. 
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It is shown further that 
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    (3.79)  
Equation 3.79 demonstrates that the transconductance of M2 is determined only by 
geometric ratio of M1 and M2, and is independent of the power supply voltage. In the 
design, the value of R is set to 10K Ω  so that the current 1I  equals to 0.1mA. The ratios 
of transistors W/L are shown in Figure 3.27. The ratios of the actually biasing current and 
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biasing voltages in the project design are obtained by optimizing the transistor sizing 
using CAD tools. 
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Figure 3.27 The current biasing circuit 
 
The overall transceiver circuit is shown in the following figures. Figure 2.28 
illustrates the whole transmitter circuit schematic (the exact biasing circuits are not 
shown due to the space limited). Figure 2.29 presents the overall receiver circuit 
schematic (the exact biasing circuits are not shown for simplicity). Table 3-1 presents the 
parameter values for the circuit components. 
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Figure 3.28 The transmitter circuit schematic 
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Table 3-1 Circuit component parameters 
Components Parameters Components Parameters 
Capacitors Capacitance (pF) MOSFET Width 
(µm) 
Length 
(µm) 
C0 0.5 M17 100 0.18 
C1 1.2 M18 100 0.18 
C2 0.49 M19 100 0.18 
C3 5 M20 100 0.18 
C4 5 M21 100 0.18 
C5 5 M22 27 0.18 
C6 5 M23 27 0.18 
C7 0.8 M24 54 0.18 
Resistors Resistance ( Ω ) M25 54 0.18 
RL 60 M26 54 0.18 
R1 90 M27 54 0.18 
R2 5k M28 27 0.18 
Rr 10K M29 27 0.18 
Inductors Inductance (nH) M30 54 0.18 
L1 1.84 M31 27 0.18 
L2 3.6 M32 27 0.18 
L3 0.8 M33 54 0.18 
L4 1.6 M34 54 0.18 
L5 1.4 M35 54 0.18 
L6 2.6 M36 54 0.18 
L7 0.68 M37 54 0.18 
M38 54 0.18  
MOSFET 
Width 
(µm) 
Length 
(µm) M39 90 0.18 
M1 1.8 0.18 M40 90 0.18 
M2 1.8 0.18 M41 9 0.18 
M3 3.6 0.18 M42 9 0.18 
M4 3.6 0.18 M43 9 0.18 
M5 1.8 0.18 M44 9 0.18 
M6 5.4 0.18 M45 9 0.18 
M7 1.8 0.18 M46 9 0.18 
M8 5.4 0.18 M47 18 0.18 
M9 1.8 0.18 M48 18 0.18 
M10 5.4 0.18 M49 18 0.18 
M11 1.8 0.18 M50 18 0.18 
M12 5.4 0.18 M101 4 0.18 
M13 1.8 0.18 M102 21 0.18 
M14 1.8 0.18 M103 0.8 0.18 
M15 5.4 0.18 M104 50 0.18 
M16 5.4 0.18  
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3.5 The UWB Antenna 
 
The purpose of this section is to explore suitable UWB antenna for use in the UWB 
radar sensing and communication system. UWB antennas differ from other narrowband 
antennas in one basic concept: the narrowband antennas, especially in the 
telecommunication applications, are resonant elements that are tuned to particular centre 
frequencies and have relatively narrow bandwidths, with the contrast of that, the UWB 
antenna has much broader bandwidths and require non-resonating operation [35].  
Antenna is a critical component in UWB transceiver system and is often approximated as 
a differentiator both at the transmitter and receiver because it yields the derivative of the 
transmitted or the received pulse waveform [36]. If a short Gaussian pulse is produced by 
the pulse generator, it becomes a monocycle pulse after the transmitter’s antenna, and 
becomes the 2nd derivative of Gaussian pulse after the receiver’s antenna. The antenna 
also effects in extending the duration of the transmitted and received pulse [32]. Another 
problem when a very short time domain pulse is used to excite the antenna is the ringing 
effect, that is, the received pulse is spread in the time domain. Shown in Figure 3.30, this 
ringing effect can be seen from the received pulse by the UWB receiver. The receiver’s 
antenna is modeled using a resistive capacitance dominated RLC circuit. 
In this project, the desirable antenna is a portable antenna that must be small and low 
cost. The radiation efficiency is not a critical measure here so a resistive antenna can be 
used to suppress the ringing effect. There are a few types of antennas, such as TEM Horn, 
arrays antennas, that is with a good gain and can be applied for UWB applications. 
However, the physical size of these antennas eliminates the possibility of the applications 
in this thesis project. Recent researches [31,32,33,37] suggest two types of UWB 
antennas that are best suitable for the project applications: bowtie antenna and short 
Meander dipole antenna, as shown in Figure 3.31.  
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Figure 3.30 Received pulse waveform simulated in Cadence 
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Figure 3.31 Bowtie antenna and meander dipole antenna 
 
The beamwidth and input impedance of the bowtie antenna depend directly on its 
geometry, and they are nearly constant over the desired frequency bandwidth [36,37]. 
The bowtie antenna structure can be applied to build the textile wearable antenna using 
fleece fabric (a special garment material) and such textile antenna has been built and 
analyzed in the reference [38]. The other very attractive design is using the Meander 
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dipole antenna since it is very small and can be integrated in a silicon chip. Authors in 
[32] have successfully constructed a Meander dipole antenna of the physical size shown 
in Figure 3.31. This antenna was integrated with an UWB transceiver and successfully 
transmitted and received UWB pulse at a center frequency of 4 GHz [32]. 
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Chapter 4 Transceiver Layout 
 
 
Analog integrated circuit layout is a subject of art rather than science. It is the 
blueprints for implementing the circuit-level design in microscopic physical reality and it 
reveals the true appearance of the electronic world. Successful layout of the transceiver is 
a vital step leading to the successful functioning of the fabricated IC chip. It is more often 
the malfunctions of an analog chip are credited to the circuit layout failure rather than 
circuit design mistakes. After more than 30 years of IC layout study and research, 
thorough understanding of analog layout is still far beyond human’s capability. However, 
IC designers need to understand the basic principle behind the commonly used device in 
order to develop by intuition an efficient approach of the time-economic manner for IC 
layout. This chapter introduces such design principles and approach for the UWB 
transceiver layout design in the thesis project. 
 
4.1 Integrated Passive Device 
Integrated passive devices, consisting of resistors, capacitors, and inductors, are the 
backbone in analog circuits. Integration of these devices into a CMOS process can 
provide significant performance, cost, and size advantages. Before these CMOS 
integrated passive devices are discussed, a cross section of the particular 0.18 mµ  CMOS 
technology used in the design are illustrated in Figure 4.1. Six metal layers are stacked 
and separated by interlevel oxide (ILO), with the topmost layer of a protective overcoat 
(PO) made of a compressive nitride film [39]. A NMOS and a PMOS lie inside the P 
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epitaxial substrate at the bottom. All the circuit components, including passive devices, 
are integrated using the materials in Figure 4.1. 
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Figure 4.1 Cross section of a 0.18 mµ  CMOS integrated circuit 
 
 
4.1.1 The Resistor Layout 
 
In integrated circuits, resistors provide specific and controlled amounts of electrical 
resistance that are useful in a variety of applications, ranging from current biasing to AC 
higher frequency choke. There are many types of resistors such as base resistor, emitter 
resister, N-well resistor, high-sheet resistor, and metal resistor. However, polysilicon 
resistors are the most popular type of resistors in the 0.18µm CMOS process due to the 
high resistive density of the poly. The poly used for constructing MOS gates is heavily 
doped to improve conductivity and has a sheet resistance of about 25 to 50 Ω /square. 
Lightly doped polysilicon can have sheet resistances of hundreds or even thousands of 
Ohms per square [39]. 
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The resistance value of poly resistor can be computed, given its dimensions and the 
poly’s characteristic resistivity ρ , as shown in Equation 4.1. 
Wt
LR ρ=      (4.1)  
In IC manufacturing, the thickness of the poly is a constant only varying with 
technology; therefore, it is customary to combine resistivity and thickness into a single 
term called the sheet resistance SR , where tRS ρ= , and the nominal value of SR  is 20-30 
Ω /square for the TSMC 0.18µm CMOS technology. The reformed resistance is shown in 
Equation 4.2. 
W
LRR S=      (4.2)  
By making the poly narrow, a large resistance value can be realized. The 
parameterized poly resistor cell can create a resistor user-defined. For example, a 5K Ω  
resistor is shown in Figure 4.2. Poly resistors should reside on top of field oxide to reduce 
the parasitic capacitance between the resistor and the substrate and ensure that the 
oxidation process does not cause unexpected resistance variations.  
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Figure 4.2 A 5K ohms poly resistor 
 
Normally big resistors such as 5K ohms or 10K ohms do not require high accuracy. 
Thus, for big resistors, the tolerance is not very important, especially for the big resistors 
used in the voltage reference and current biasing circuit. But still, one way to improve the 
tolerance of a resistor is trying to make the resistor wider and longer to reduce the 
influence of the process variation during fabrication. However, it is more efficient to take 
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25% of resistance variation into account when design the circuit, and leave more 
headroom for resistor values. 
 
4.1.2 The Capacitor Layout 
 
Capacitors are a class of passive elements useful for coupling AC signals and for 
constructing RLC circuits. They are relatively bulky devices that store energy in 
electrostatic fields. Therefore, the microscopic dimensions of the die area limit the value 
of capacitors within a few hundred pico farads of capacitance. Most of the capacitors 
used in integrated circuits are parallel-plate capacitors, which consist of two conductive 
plates and an insulating material. Most processes offer only a limited selection of 
capacitors, and a few types of capacitors used in integrated circuits include Metal-
insulator-metal (MIM) capacitor, Oxide-nitride-oxide (ONO) capacitor, Poly-poly 
capacitor, and MOS capacitor. An MIM capacitor employs silicon dioxide as its dielectric 
insulator, and the electrode plates are usually the metal5 layer. An ONO capacitor 
resembles an MIM capacitor except that it employs an oxide-nitride-oxide dielectric 
material to obtain a higher capacitance, but this requires more complex processing steps. 
Poly-poly capacitors employ two polysilicon electrodes in combination with an oxide 
dielectric insulator. MOS capacitors consist of a thin layer of grown oxide formed on a 
silicon diffusion that serves as one of the electrodes while the other electrode consists of 
either metal or doped polysilicon [39]. 
Metal
Metal
Oxide
 
Figure 4.3 A MIM capacitor 
 
Taking into account the trade-offs between area, capacitance tolerance, design and 
technology complexities, the MIM capacitor, as shown in Figure 4.3, is the most popular 
choice for the CMOS process. A layout of MIM capacitor is shown in Figure 4.4. The 
 60
capacitor in Figure 4.4(a) has a capacitance of 200fF with a dimension of 14.76µm by 
14.76µm. Figure 4.4(b) shows a large capacitor array of 5pF total capacitance. It consists 
of 20 small capacitor blocks all connected in parallel. Each small capacitor block has a 
capacitance of 250fF with a dimension of 16.37µm×16.37µm. And the total array of 5pF 
capacitor has a dimension of 69.96µm×84.19µm. 
(a) (b)
 
Figure 4.4 (a) 200fF capacitor; (b) 5pF capacitor array 
 
 
4.1.3 The Inductor Layout 
 
Inductors are another class of passive elements that store energy in the form of 
electromagnetic fields and they are extremely bulky devices. Normally, only a few tens 
of nano Henries of inductance can be integrated on a practical integrated circuit. These 
tiny inductors are useful only at frequencies higher than a few hundred MHz.  
The simplest inductor consists of a circular loop of wire as shown in Figure 4.5. The 
inductance of the loop in Henry [39] is 






−





= 28ln0
a
r
rL r µµ     (4.3) 
 61
where r is the radius of the loop and a is the radius of the wire. The constant rµ varies 
depending upon the material surrounding the inductor, but in most case in integrated 
circuit design rµ =1; 0µ is the permeability of free space constant of the value 
1.26µm/m. 
a
r
 
Figure 4.5 Geometries of circular loop inductor 
 
Since a circular loop does not provide much inductance, multiple loops of wire on top 
of one another (called a solenoid) are used to produce the desired large inductance [40]. 
Each loop of wire in the solenoid is a turn, and the total inductance equals the product of 
the inductance of one loop multiplied by the total number of turns. In reality, solenoids 
are very difficult to integrate into micro-scale circuits, alternative structures called planar 
inductors are used in integrated circuit designs. Figure 4.6 shows a few popular types of 
planar inductors having square, octagonal, and circular turns. Circular planar inductors 
are difficult to analyze by CAD programs, square and octagonal layout geometries are 
more commonly used. These planar inductors are constructed in the top metal layer 
(metal6) in a CMOS process as the top layer is the thickest metal layer with lowest sheet 
resistance. The use of top metal layer for inductor construction maximizes the distance 
between inductors and the substrate and minimizes the parasitic capacitance. Metal 5 is 
used to provide the exit from the inner side of the spiral.  
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Figure 4.6 On-Chip planar spiral inductors [39] 
 
The integrated inductor is inherent with parasitic effects and losses. Among them, 
eddy current losses are the most troublesome inductor parasitic. The fluctuating magnetic 
fields generated by an inductor set up circulating currents within nearby conductors. The 
total effect resembles a heat loss caused by a resistor in series. The magnitude of eddy 
losses depends upon the resistivity of the underlying silicon. The simplest way to avoid 
eddy losses is to construct the inductor over lightly doped silicon [39]. Figure 4.7 shows a 
Pi model of planar spiral inductor with substrate effects. The Pi model splits the parasitic 
capacitance and resistance between the inductor metal layer and the underlying silicon 
into two equal halves. L is the desired inductance and Rs represents the associated series 
resistance of the inductor metallization. The capacitance Cs represents the capacitive 
coupling between the two terminals due to overlapping, and Cs1 and Cs2 model the oxide 
capacitance between the inductor and the substrate.  
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Figure 4.7 A layout model of the inductor 
 
The effect of the series resistance Rs is the dominant parasitic as frequency increase 
because the skin effect increases dramatically at high frequency. One way to reduce the 
eddy losses is to heavily dope the substrate; unfortunately this reduces Q of the inductor 
because the parasitics are largely increased. Another way is to create a deep air cavity by 
etching away the silicon beneath the inductor [40]. But these techniques are not 
compatible with the standard IC processing.  
Most of the geometric parameters of the integrated inductors nowadays are designed, 
optimized, and computed by computer programs. A few points must be kept in mind 
when laying out an inductor [39]:  
• Place inductors on the highest possible metal layers to minimize parasitic 
capacitance and skin effect; 
• Keep away irrelevant circuit blocks from inductors to minimize eddy current 
losses; 
• Avoid excessively wide or narrow metallization (6-15µm is optimal);  
• Use the narrowest possible spacing between turns to enhance magnetic 
coupling and produce larger inductance;  
• Do not fill the inductor center with turn (strong eddy current losses will occur 
in the center of the inductor); 
• keep inductor leads short and straight to avoid any possible parasitic 
capacitance relative to the substrate. 
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Integrated inductors design is tedious and time-consuming. Fortunately, designing an 
inductor now can be aided by a tool called ASITIC (Analysis and Simulation of Spiral 
Inductors and Transformers for Integrated Circuits) [41]. ASITIC analyzes and optimizes 
the inductors based on programmed computation on the inductor’s electromagnetic 
behavior and possible current that flows through the inductors using the famous 
Maxwell’s equations. By including CMOS 0.18µm technology file, this tool customizes 
the inductors for CMOS 0.18µm technology.  
The inductor layouts as a part of this project are designed and optimized by ASITIC 
at 5GHz, the center frequency of the UWB pulse. Figure 4.8 shows the seven inductor 
layouts in the transceiver with their Pi model parameters. 
 
L1
Pi Model at f=5GHz
Q = 7.096
L = 1.83 nH R = 6.403
Cs1 = 28.63  fF Rs1 = 783.7
Cs2 = 27.35 fF Rs2 = 923
Est. Resonance = 21.98 GHz
 
(a) The Layout of 1.83nH Inductor L1 in the transceiver circuit 
L2
Pi Model at f = 5GHz
Q = 6.807
L = 3.599 nH R = 10.06
Cs1 = 27.98  fF Rs1 = 928.5
Cs2 = 26.87  fF Rs2 = 1.202k
Est. Resonance = 15.86 GHz
 
(b) The Layout of 3.6nH Inductor L2 in the transceiver circuit 
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L3
Pi Model at f=5GHz
Q = 6.292
L = 793 pH R = 3.762
Cs1 = 17.4  fF Rs1 = 1.189k
Cs2 = 16.84 fF Rs2 = 1.365k
Est. Resonance = 42.85 GHz
 
(c) The Layout of 793pH Inductor L3 in the transceiver circuit 
 
L5
Pi Model at f=5GHz
Q = 7.206
L = 1.399 nH R = 5.297
Cs1 = 23.14  fF Rs1 = 973.6
Cs2 = 22.71 fF Rs2 = 1.083k
Est. Resonance = 27.97 GHz
 
(d) The Layout of 1.4nH Inductor L5 in the transceiver circuit 
 
L4,L6
Pi Model at f=5GHz
Q = 7.271
L = 1.683 nH R = 6.025
Cs1 = 24.53  fF Rs1 = 1.041k
Cs2 = 23.23  fF Rs2 = 1.224k
Est. Resonance = 24.77 GHz
 
(e) The Layout of 1.683nH Inductor L4 and L6 in the transceiver circuit 
 
L7
Pi Model at f= 5 GHz
Q = 6.054
L = 679.3 pH R = 3.393
Cs1 = 16.44 fF Rs1 = 1.055k
Cs2 = 15.74 fF Rs2 = 1.220k
Est. Resonance = 47.63 GHz
 
(f) The Layout of 680pH Inductor L7 in the transceiver circuit 
Figure 4.8 Inductor layouts by ASITIC 
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The dimensional parameters of inductors provided by ASITIC are shown in Table 4-1. 
All the inductors, as labeled with the respect to the circuit schematic as shown in Chapter 
3, page 50 and 51, are designed using metal6 layer. The inductor parasitic parameters and 
Q values are included in Figure 4.8.  
 
Table 4-1 Inductor dimensional parameters 
 
 
 
4.2 Integrated Active Device 
 
In the previous sections, the layouts of the passive components used in the transceiver 
design are introduced. In this section, the layout of the integrated active device is 
presented, and several issues that could affect the quality of the circuit in laying out the 
transistor are discussed.  
 
4.2.1 The Layout of Large-Size Transistors 
 
In analog circuit, the widths of transistors are usually very large (sometimes a few 
hundred micrometers). Putting such a wide transistor in the layout would cause a lot of 
problems. The first problem is the parasitic capacitance aroused by the long and thin poly 
gate, as shown in Figure 4.9. For a very thin and wide transistor, the long poly not only 
Inductor Inductance 
(nH) 
Width (µm) Spacing 
(µm) 
Outer 
diameter 
(µm) 
Turns 
L1 1.83 8 3 90 3.5 
L2 3.6 8 3 97 5 
L3 0.793 8 3 78 2 
L4 1.683 8 3 89 5 
L5 1.4 8 3 90 2.5 
L6 1.683 8 3 89 5 
L7 0.68 8 3 71 2 
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introduces a large capacitance, but also a large parasitic resistance. These undesired 
parasitics consume power and delay the signal responses. 
 
P
N+
Gate Oxide
N+
R
C
 
Figure 4.9 Parasitic capacitance in a large NMOS 
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Figure 4.10 The effects of transistor parasitics 
 
As demonstrated in Figure 4.10, the parasitic capacitance and resistance of a large 
transistor can be modeled by a RC circuit at the gate of the transistor (keep in mind that 
in reality, the parasitic capacitance and resistance are evenly spread across the poly gate). 
For a squared digital input signal at point A, the actual waveform that received by the 
transistor is the signal at point B. The actual voltage rises and falls at a slower rate than 
the ideal input signal at point A. It is clear that the parasitic effects slow down the signal 
by a time constant RC. The width of the poly gate is determined by circuit specifications 
and is not easy to change without changing the circuit performances. However, one wide 
transistor can be split into several narrow transistors in parallel geometry in order to 
reduce the parasitic resistance of the poly gate. This arrangement calls finger structure as 
shown in Figure 4.11. Figure 4.11(a) is the single transistor with a large width; this long 
transistor is split into four small transistors of equal size, as shown in Figure 4.11(b). The 
drains, sources and gates of these four transistors can be connected, respectively, to be 
equivalent to the transistor in Figure 4.11(a). However, space is expensive in integrated 
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circuit. Thus, to save space, a more efficient way to connect these four transistors is to 
flip horizontally the second and the fourth transistors and let the first two and last two 
transistors share a same source. The second and third transistors can share a same drain. 
In this way, the spacing between each transistor is eliminated and the resistance of the 
overall gate is highly reduced. Once all the drains, sources, and gates are connected by 
metal and poly, the new structure, shown in Figure 4.11(c), is equivalent to the original 
large transistor in Figure 4.11(a), but with much less parasitic resistance. 
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Figure 4.11 Rearrangement of the CMOS transistor geometry 
 
Since the poly is a highly-resistive material, it is a good practice not to use long poly 
as the signal path for connecting other transistors. As discussed in section 4.1.1, the poly 
resistance is proportional to its length and inversely proportional to its width. Hence, the 
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poly used to connect gates in a finger structure, or any other similar cases, should be 
made thicker to reduce any undesired poly resistance. 
 
4.2.2 Compact Layout 
 
The integrated circuit design is carried out by putting small, single functional CMOS 
units together to form a complex circuit. The goal is to make the overall layout small. 
This can be optimized by arranging each individual CMOS unit within a rectangular 
outline. Polygon shape is easier to be coordinated than the irregular shapes. For instance, 
two layout examples of a differential amplifier are illustrated in Figure 4.12. The first 
layout has two large CMOS transistors with one on each side. Employing such transistor 
structure would be very space-consuming because putting together couples of this 
differential amplifier would result in the occupation of an enormous die area. If the large 
transistor can be redesigned with small transistors, the second layout is obviously a better 
choice for compact integration. 
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Figure 4.12 Integratabilities of different transistor layouts 
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4.3 Other Issues in Layout 
 
The layout of an integrated circuit can have numerous potential weaknesses that may 
lead to circuit failures. Thus, it is beneficial for the circuit designer to know the 
safeguards against layout flaws. This section discusses a few common issues in layout 
that are important for designing a successful circuit layout.   
 
4.3.1 Mismatch 
In an analog integrated circuit design, mismatches are caused by microscopic 
fluctuations in dimensions, dopings, oxide thicknesses, and other parameters that 
influence circuit component values [39]. One of the layout design goals is to minimize 
the mismatch impact so that the overall circuitry can maintain precision and performance. 
The MOS transistor matching is closely related to its size, shape, and orientation. In 
general, large transistors match more precisely than small transistors since large poly gate 
helps to minimize the impact of process fluctuations; the large transistors usually have 
longer channel which match more precisely than the small size transistors with short 
channels because longer transistors have less channel-length modulation effect [39].  
An expression for transistor mismatches can be represented by Equation 4.4, where 
VtS  is the standard deviation of the threshold voltage mismatch, and VtC is a constant as 
expressed in Equation 4.5.  
effeff
Vt
Vt LW
CS =      (4.4)  
boxVt NatC =      (4.5)  
where a is the standard deviation constant, oxt is the transistor gate oxide thickness, and 
bN  is substrate doping concentration. From the above equations, one can draw a rough 
conclusion that besides the size of transistor, the mismatches also relate to the thickness 
of the gate oxide and doping, which in turn relate to the carrier mobility that varies the 
transistor’s transconductances. The gate oxide thickness of the MOS transistor is 
technology dependent and the designers do not have control over it. However, the 
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transconductances of the MOS transistor is affected by the orientation of the transistors 
since crystal axes in different directions present different transconductances under stress 
[40]. Transistors aligned in the same direction exhibit same transconductance than the 
transistors aligned in different directions with each other, as shown in Figure 4.13 below. 
 
(a) (b)
 
Figure 4.13 Different device orientations 
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Figure 4.14 MOS transistor (a) without dummy gates, (b) with dummy gates 
 
Photo mask misalignment during etching and non-uniform etching also causes 
common mismatch problems especially at the edges of poly. To minimize these causes, 
dummy poly added at each sides of the MOS transistor array can combat the polysilicon 
etch rate variations. This can be shown in Figure 4.14. The left transistor array is more 
vulnerable to erosion at the edges of outside poly gate. In comparison, the transistor array 
at the right side experiences much less problem.  
The device matching not only depends on MOS transistor layout geometry, but also 
depends on the effective gate voltages applied to the MOS transistor. In the analog circuit, 
the differential amplifier and mixer require gate-source voltage matching and current 
biasing circuits require current matching. The ways the effective gate voltage affects 
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voltage matching and current matching are expressed by Equation 4.6 and 4.7, 
respectively [35]. 
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In Equation 4.6, two transistors are assumed to have the same drain current. The bias 
voltage difference GSV∆ between two transistors is caused by mismatch, tV∆ is the 
threshold voltage difference, and k∆ is the difference of device transconductances and 1k  
is the transconductance of the first transistor while 2k is the transconductance of the 
second. 1gstV  is the effective gate voltage of the first transistor. To minimize GSV∆ , the 
effective voltage gstV of the matched transistors should be low. To minimize the 
difference between currents 1DI and 2DI , gstV should be kept high. Usually in analog 
design, a gstV of less than 0.1V is applied for transistors in differential amplifier and 
differential pairs, and a gstV of higher than 0.3V is applied at current biasing circuits.  
Many other advanced matching techniques are not discussed in this thesis since they 
are not employed in the transceiver layout. Also, still a lot of causes of device 
mismatches remain mystery and wait for researchers to explore. Experiences in analogy 
circuit layout sometimes play a more important role when producing a successful layout. 
 
4.3.2 Symmetry 
 
In analog circuit layout, two circuit units are designed to be identical to achieve same 
functional performance. Unit matching requires symmetric layout design. The symmetric 
design is extremely important for sensitive digital blocks and analog circuit blocks using 
differential signals such as the differential amplifier that detects and amplifies the 
difference of the two signals. Figure 4.15 illustrates a symmetric layout for the 
differential amplifier used in the UWB transceiver circuit. The right half of the layout is 
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the exact replica of the left half in this layout. Such arrangement minimizes the gradient-
induced temperature, stress, and oxide thickness mismatches between two sides. It also 
yields, at its greatest capability, the same electrical properties for both halves of the 
amplifier. From the circuitry point of view, the differential off-set voltages are minimized.  
 
 
Figure 4.15 Symmetric differential amplifier layout 
 
 
4.3.2 Guard Ring 
The latch-up and minority charge injection problems becomes more severe in a mixed 
signal integrated circuit layout. Deep sub-micron CMOS makes this problem even worse. 
A technique to reduce this problem is the use of guard rings either around the analog 
blocks that are sensitive to interference or around the noisy blocks. A popular way is to 
place an N-well ring in the P-epi on top of P substrate surrounding the source of injected 
electrons [40]. Figure 4.16 shows an example application of an N-well guard ring used to 
isolate a sensitive circuit from other noisy circuits experiencing large voltage transients. 
The cross section of a guard ring is shown in Figure 4.16(b). The guard ring is connected 
to the positive voltage supply to enhance the electrons collection mechanism. In the 
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UWB transceiver, an N-well guard ring is employed to isolate the transmitter from the 
receiver. Another N-well guard ring is placed around the comparator to reduce the 
negative charge injection from the clock switching. 
P-subs
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block
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Figure 4.16 (a) Sample guard ring, (b) Cross section of a popular guard ring 
 
 
4.3.3 The Antenna Effect 
 
The antenna effect is the damage of thin gate dielectrics by the overstress of the 
electrical charges collected by either metal conductors or poly from surface of the wafer 
after those charges are deposited by the process of dry etching [39]. This effect can 
generate a large leakage current that can break down the normal transistor operations. 
Figure 4.17 shows an example of antenna effect by an antenna-shape long poly connected 
to the gate poly.  
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Figure 4.17 The antenna effect caused by long poly 
 
The vulnerability of a given geometry to the antenna effect depends upon the ratio of 
the total length to the active gate length of a transistor [41]. The poly geometry ratio of 
larger than 50 to 80 is considered to have very high risk of collecting electrical charges. 
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The maximum allowable geometry ratios for metal layers are smaller than poly since the 
metal is more sensitive to electrical field variations. Any layers whose antenna ratios 
exceed the maximum allowable ratios should be rerouted to reduce the antenna effects. 
Different layer involves different techniques. In the case of Figure 4.17, the long poly 
path can be broken by a metal jumper, as shown in Figure 4.18. The long poly now 
becomes two separate geometries. The poly connecting to the gate of the transistor on the 
left has a very small antenna ratio. The poly on the right has zero antenna ratios if it is not 
connected to any gates of transistors. Therefore, by putting a metal1 layer to separate a 
long poly, the antenna effects are greatly reduced, if still exist. Similar techniques can be 
applied to reduce the antenna effects in metal layers. 
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Figure 4.18 A layout susceptible to the antenna effect 
 
Another method to reduce the antenna effect is to place a diode near the transistor that 
could possibly be affected by the antenna effect caused by any long metal connected to 
the gate poly. Once the long metal path collects electrical charges high enough, the diode 
will transfer these charges to the P substrate. 
 
 
4.3.4 Signal Interconnection 
 
Signal routes are used to connect different circuit blocks in a layout. TSMC 0.18 mµ  
CMOS technology provides six levels of metallization. Therefore, the placement of 
circuit blocks is only constrained by matching and packing area. Signal routing in most 
cases will not present a problem as long as the designer leaves a little space between 
circuit blocks. However, in RF circuit layout design, the signal’s electromagnetic energy 
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propagation must be considered. The metal wire resembles a waveguide for high 
frequency signals as the fiber to optical waves. The 90-degree wire corners cause signals 
partial reflection, as illustrated in Figure 4.19(a). Thus, a good compensation is to make 
the wire turning at 45-degree, as shown in Figure 4.19(b). By applying a 45-degree 
corner, the signal is reflected to the next adjacent wire segment, like a submarine 
telescope. This same technique is applied when routing the very wide power line with 
very large current flowing. The 45-degree corners also help to reduce heat loss.  
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Figure 4.19 Signal path in high frequency 
 
Another thing worth to mention is the via connections between two wide routes of 
different metal layers. Evenly distribution of as many as possible vias in the overlap area 
between two metal wires helps to reduce parasitic resistance and current congestion in 
term of heat loss. 
 
 
4.4 Die Floor Planning and Final Layout 
 
The final layout of an analog integrated circuit needs good planning and forethought. 
Before the actual layout begins, a sketch of the layout, or floor plan in another name, 
should be created to guide for constructing the pad ring and the top level layout. The 
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floor plan indicates the component locations and estimated areas of each blocks and total 
area.  Figure 4.20 shows the die floor plan of the designed UWB transceiver.  
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Figure 4.20 Die floor plan 
 
In this floor plan, the seven inductors occupy most of the die area. About 20% of 
the empty space is reserved for power wires and signal wires routing. The estimated die 
area without pad frame is 700µm×650µm.  
The final layout using the 0.18µm CMOS process of the UWB transceiver is 
presented in Figure 4.21. The die with pad ring occupies an area of 1.026mm×1.242mm. 
The input and output pads are separated by power and ground pads to limit the signal 
interferences among pads and other power-related issues. More Vdd and Gnd pads can 
limit the parasitic inductance effects of the bond wires on the transceiver [31]. 
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Figure 4.21 The UWB transceiver layout 
 
The transmitter and receiver are separated by a guard ring to reduce interference 
between them. The transmitter and receiver both use 1.8V power supply. The 
transmitter’s antenna will be connected to the output pin Tx, and the antenna at the 
receiver side will be connected to the output pin Rx. The input data comes in from the 
input pin Control_data. The transmitter pulse level is adjusted through pin VGA. The 
transceiver output is connected to the output pin Out. The input/output pins are 
65µm × 75µm metal pads with electrostatic discharge (ESD) protection. The layout 
passed the TSMC 0.18µm CMOS design rule check (DRC) and passed the pre-tape-out 
checks with no errors to ensure a successful design after fabrication. 
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Chapter 5 Results and Analysis 
 
 
The UWB transceiver designed in this project is used for the UWB radar unit in a 
UWB bio-sensor network. With minor circuit modifications, the transceiver can also be 
employed for the communicating between the Control and DSP unit, and the base station, 
as proposed in Chapter one. The UWB transceiver was designed and simulated using 
Cadence for TSMC 0.18µm CMOS process. Functions of the circuits for both for radar 
sensing and communications were simulated. 
 
5.1 Radar Sensing Verification 
 
The performances of radar sensing were simulated in this section to verify the 
transceiver design. Parasitic effects from layout were included in the post-layout 
simulation. Since physical extractions of inductors were not possible, their accurate 
models at 5GHz were used.  
 
5.1.1 Radar Sensing Simulation Setup 
 
The UWB transceiver was simulated using Cadence Analog Environment for the 
TSMC 0.18µm CMOS process. A 1.8V DC supplied to both the transmitter and receiver. 
The transmitted pulse width was 0.2ns, with a repetition period of 2ns. The control signal 
frequency was set at 6.7Mbps (depends on how frequently the Control and DSP unit sent 
pulses to a target) and the control signal bit width was 10ns, allowing five pulses in one 
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pulse bundle to increase level of delectability at the receiver. The comparator was 
clocked at 100MHz, which means that it samples the waveform every 10ns. The 
reference voltage of the comparator was set to 670mV. The antennas were modeled as a 
capacitive-dominant RLC circuit and the radiation resistance is 50Ω [8,15,35]. However, 
RLC circuit produces resonant, and in an ultrawide band system, the resonant-type 
antenna is not desired. Therefore, the inductance and capacitance values in this model are 
extremely small, and the R of 50Ω dominates. For simplicity, only white noise and signal 
attenuation were assumed in the simulation. Hence, a 50Ω lossy transmission line model 
was used to represent the free space and signal path through human body. This path 
reflects the simplest scenario of the pulse propagation. In this scenario, only the power 
attenuation and environment white noise are considered both in building the transmission 
path and the circuit design. This is not a true reflection in reality. Therefore, a more 
accurate transmission and scattering model for UWB signal through different human 
organic tissues with various dielectric properties must be developed and analyzed. To 
create a moving target equivalent, two transmission lines with different lengths were 
employed to represent different target locations: the transmission line 1 has a short length 
and it represents the target at a closer position; the transmission line 2 has a longer length 
and therefore it takes longer signal propagation time, and thus represents the target at 
farther location. Switching between the two transmission lines were controlled by a 
clocked voltage switch. Figure 5.1 shows the system simulation setup. 
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Figure 5.1 Simulation setup for radar sensing 
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5.1.2 Simulation Results and Analysis 
 
The distance between the transmitter and the target is the key consideration to decide 
the pulse repetition rate. The rate should be in a range so that the first transmitted pulses 
bundle is able to reflect back to the receiver before the second pulses bundle is sent out. 
This setting avoids the signal distortion caused by the direct collisions between the 
reflected signals and the transmitted signals. Figure 5.2 shows the circuit schematic 
simulation results, and Figure 5.3 shows the post-layout simulation results. Figure 5.2(a) 
is the control signal from the Control and DSP unit. Figure 5.2(b) is the successfully 
reconstructed control signal that reflected from human heart. Figure 5.2(c) shows the 
pulse trains sent out by the transmitter, and Figure 5.2(d) illustrates the reflected pulse 
train received at the receiver front-end. The slight distortions in the received pulses occur 
because the transmitter and receiver are not perfectly matched to the 50Ω transmission 
lines. The transceiver reached the steady state within the first 20ns, thus the comparator 
ignored the first pulse bundle sent by the transmitter. To reduce the simulation time, a 
target with much faster moving rate than the heart wall was assumed here. T1 is the first 
time interval between output and reflected signals at the time when the target is close to 
the transceiver. T2 is longer than T1, indicating that the target moved further away from 
the transceiver. Different channel lengths were used to represent different target positions 
in the simulation, as mentioned before. There were small bursts of pulses between the 
transmitted and received pulse bundles, as shown in Figure 5.2(d). These bursts were 
signal reflection from the input of the receiver caused by imperfect match between the 
transmission line and the LNA. 
As shown in Figure 5.3, the parasitics has little effects on the overall circuit 
functioning. The post-layout schematic view was extracted both with parasitic 
capacitance and parasitic resistance. The physical extractions of inductor are not possible 
by the Cadence tools. The pi models of inductors accurate at 5GHz were built at the test 
bench for post-layout simulations.   
 82
0 100 200 300 400
Time (ns)
2.0
0.0
2.0
-.25
125
100
75.0
50.0
25.0
0
-25.0
1.05
.95
.85
V(
v
)
V(v
)
V(
m
v
)
V(
m
v
)
(a)
(b)
(c)
(d)
T1 T2
 
Figure 5.2 Simulated waveforms of data patterns: (a) input data, (b) the detected pulse in 
binary form at the receiver side, (c) the transmitted pulse bundle waveform, (d) the 
reflected pulse bundle waveform. 
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Figure 5.3 Post-Layout Simulation: (a) input control signal into transmitter, (b) the 
reconstructed control signal at the receiver 
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A single transmitted pulse has maximum amplitude of 70mV and a duty cycle of 0.1. 
The maximum possible average power of each pulse was estimated to be 9.8 Wµ  by 
Equation 5.1. 
∫=
T
ave dttT
P
0
)(1 ε     (5.1)  
where T is the pulse period 2ns and )(tε is the pulse energy function of time. The pulse 
bandwidth was estimated as 5GHz (wider bandwidth possesses a lower power). The pulse 
power spectrum density was calculated to be -57.077dBm/MHz. This power level is well 
below the FCC UWB spectrum limit of -41.3dBm/MHz. Many studies on the evaluations 
of the effects of human exposure to UWB signal showed that the pulses in ultrawide band 
were not posing any harm to human tissues [3,11,15]. Furthermore, the studies by [42] 
demonstrated that the FCC UWB power limitation is far below the international Specific 
Absorption Rate (SAR) standard of maximum 2W/kg of human absorption in UWB 
frequency range. The UWB transceiver only sends pulses toward a very small area on 
human chest, and the power emission just under -41.3dBm/MHz over 10 grams human 
tissues yielded absorption level of 70.8pJ/kg [43]. The receiver sensitivity is achieved 
with the lowest power of -73.01dBm. The total transceiver power consumption in the 
post-layout simulations is 40mW. The driver amplifier at the transmitter and the LNA 
and the integrator at the receiver consumed most of the power. 
 
 
5.2 UWB Communication Simulations 
 
The performances of short range UWB communication were simulated in this section 
to verify the transceiver design. Parasitic effects from layout were included in the post-
layout simulation. The accurate models of inductors at 5GHz were used in the post-layout 
simulation. 
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5.2.1 Communication Simulations setup 
 
Similarly, the transceiver circuit schematic and layout for UWB communications 
were simulated under Cadence Analog Environment for TSMC 0.18 mµ  CMOS process. 
The power supply voltage is 1.8V. For communication purpose, the data rate is much 
higher than the sensing applications. Therefore, the transmitter clock frequency was set at 
500MHz and the input test data was set at 200Mbps. The comparator is clocked at 
200MHz. The transmitted pulse has a width of 0.2ns with a repetition period of 1.8ns. 
Each single input data bit has the width of 5ns, which is represented by three pulses. Less 
pulses in one data bit increases the difficulty to reconstruct the data information with a 
reward of ultra fast data rate. The integrator time constant RC at the receiver was 
modified accordingly to integrate the charges of three pulses instead of five pulses in the 
sensing case. The comparator sampled the waveform every 5ns, and the comparator 
reference voltage was set at 670mV by simulations. The antennas were modeled using the 
same capacitive-dominant RLC circuit. Since RLC circuit produces resonance, and in an 
ultrawide band system, the resonant-type antenna is not desired. Therefore, the L and C 
value in this model were set extremely small. Only the R dominated with the radiation 
resistance of 50Ω. A 50Ω transmission line model was used here to represent the free 
space channel. Figure 5.4 shows the system simulation model. 
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Figure 5.4 Simulation setup for UWB communications 
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5.2.2 Simulation Results and Analysis 
 
Figure 5.5 shows the simulated waveforms from binary data into the transmitter to 
reconstructed data coming out of the receiver. Figure 5.5(a) is the input data, and Figure 
5.5(b) is the pulses sent from the transmitter. Three pulses represent one bit, as shown in 
the plot. Figure 5.5(c) shows the waveform after the multiplication function at the 
receiver. Figure 5.5(d) is the comparator clock signal. The voltage comparison was made 
every time when the clock signal was on the rising edge. Since the comparator clock 
enables and disables the data reconstruction as shown in the waveforms, this clock signal 
can be used as enable signal to define the system initialization time and disable the 
system, if needed. Figure 5.5(e) is the reconstructed data that resembles the input data 
after the enable signal. The clock signal at the comparator has 30ns delay, resulting in 
same time delay for the data reconstruction at the receiver. Figure 5.6 shows the results of 
the transceiver simulation using different input data sequence. The signal latency, without 
considering the channel delay, is 5ns. Data transmission rate is 200Mbps, and data is 
successfully reconstructed at receiver. Figure 5.7 shows the post-layout simulations for 
UWB communications. The post-layout schematic view was extracted both with parasitic 
capacitance and parasitic resistance. The physical extractions of inductor are not possible 
by the Cadence tools. The pi models of inductors accurate at 5GHz were built at the test 
bench for post-layout simulations. Total power consumption in the post-layout 
simulations is 57mW. The higher power consumption was due to the faster clock 
switching both at the pulse generator of the transmitter and at the comparator of the 
receiver. Increased clock switching rate causes large switching currents, which in turn, 
increasing the power dissipation. Simulations of 150Mbps data transmission rate yielded 
an average power consumption of 55mW, and 100Mbps data transmission rate yielded an 
average power consumption of 52mW. Increasing the length of the transmission line 
increases the data reconstruction errors. Simulations showed that the first data error 
appeared when the length of the transmission line was increased to 15 meters. More data 
errors occurred when the length was increased further. 
The signal reconstruction was delayed by 60ns as shown in Figure 5.7(d). The 
parasitic effects have increased the integrator circuit setting time. The parasitic 
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capacitance and resistance affected the dumping ratio of the integrating circuit and the 
circuit was under damped.  
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Figure 5.5 Simulated waveforms of data patterns: (a) input data, (b) pulse  sequence at 
the input of receiver, (c) output at the correlator, (d) the comparator clock,  
(e) reconstructed data. 
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Figure 5.6 Simulated waveforms of data patterns: (a) input data, (b) modulated clock 
signal, (c) waveform after the correlator, d) the comparator clock, 
(e) reconstructed data 
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Figure 5.7 Post-layout simulation: (a) input data, (b) pulse sequence at the input of 
receiver, (c) waveform after the correlator, (d) waveform after the integrator, (e) the 
comparator clock, (f) reconstructed signal 
 
 
5.3 Power Analysis 
 
Power consumption is an important index for the performance of the battery-powered 
devices. Battery lifetime is critical factor in the design of the wearable UWB wireless 
transceiver. While determining the battery running life of the transceiver, several battery 
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parameters are considered: battery capacity in mAh, and battery voltage in V [44]. When 
a battery discharges to a load, the battery voltage drops from the initial supply voltage to 
a cut-off voltage, where the battery no longer operates. The battery operating time is 
defined as the time the battery takes from the initial voltage to the cut-off voltage. For 
example, one commercially available Duracell Lithium 1.8V AAA battery has a standard 
capacity of 1100mAh. This type of battery is used for estimating the battery lifetime for 
the wearable sensor node as shown in Figure 5.8. In this battery lifetime estimation, the 
Control and DSP unit is excluded as it consumes very little power compared with the 
wireless transceiver circuit.   
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Figure 5.8 The battery lifetime estimation 
 
 In this design, the maximum overall average power consumption is 40mW for the 
UWB radar sensing and 57mW for the UWB communications. The radar sensing 
transceiver current drain is 22.2mA and the UWB transceiver for communications 
consumes a current of 31.7mA. Assuming two transceivers, supplied by one Lithium 
1.8V AAA battery, are operating at the same time, a total current of 53.9mA is consumed. 
The battery lifetime of this single Lithium 1.8V AAA battery for simultaneous operation 
of two transceivers is estimated in Equation 5.2 below. 
Battery lifetime =  
Current
Capacity
 = 
mA
mAh
9.53
1100
 = 20.41 hours (5.2)  
This estimation is based on the assumption that the pulses are sent out uninterruptedly 
during the lifetime of the battery. In a real application, at least 95% of the time the 
transceivers are in an idling status and consume very little power. In this case, the battery 
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lifetime for a single Lithium 1.8V AAA battery is 408.2 hours, or 17 days. Adding 
another AAA battery doubles the battery lifetime.  
The power consumption of the transceivers can be greatly reduced by slowing down 
the transmission speed. Current radar sensing unit sends out pulses in every 150ns. This 
frequency is much higher than the heart moving rate. Sending the pulses in every micro 
second would achieve the heart motion detection performance while consuming lower 
power. The UWB communication unit also has a large room to reduce the data 
transmission speed to save power. The current data rate of 200Mbps is way beyond the 
need for communications between the wireless sensor node and the base station. The 
sensor node only needs to send and receive a small amount of data to and from the base 
station at a time. Thus, a data transmission rate of few mega bytes per second, or even 
few hundred thousand bytes per second would satisfy the communication requirement, 
and greatly reduce the overall power consumption and increase the battery lifetime. 
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Chapter 6 Conclusions and Future Exploration 
 
 
6.1 Conclusions 
 
In this project, a fully integrated, non-coherent CMOS wireless UWB transceiver for 
the 3.1GHz-10.6GHz IR-UWB medical sensor was developed. The transmitter uses the 
OOK modulation scheme to transmit extremely short Gaussian pulse signals. In the OOK 
modulation scheme, five pulses are used to represent one data bit. The amplitude of the 
output pulse can be adjusted within the range from 6mV to 75mV by the shunt-peaking 
driver amplifier with inductance degeneration for different level of power emitting to fit 
particular application. In the receiver, the LNA using cascade inductor peaking and 
inductance degeneration topology provides a power gain of 7 dB and a good impedance 
matching from 2GHz to 11.2GHz. The signal achieves a good SNR after multiplication 
by the signal correlator and integration by the charge integrator. A series of amplifier 
buffer is followed to provide further voltage gain. A sense amplifier is employed in the 
voltage comparator, which is the last stage in the UWB receiver. The sense amplifier 
compares the signal waveform with the reference voltage set presumably, and outputs 
digital level data bit.    
The integrated UWB transceiver occupies a core area of 0.752 2mm and the total die 
area of 1.274 2mm when the pad ring is taken into account. The transceiver was simulated 
with overall power consumption of 40mW for radar sensing. The receiver sensitivity is -
73.01dBm. The average power of a single pulse is 9.8µW. The sensing resolution and the 
target positioning precision are presumably sufficient for heart movement detection 
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purpose in medical applications. This transceiver can also be used for high speed wireless 
data communications after minor setup modifications. The transceiver for this purpose 
was simulated. The data transmission rate of 200 Mbps was achieved with overall power 
consumption of 57mW. A combination of sensing and communications can be used to 
build a low power sensor, as proposed in Chapter 1.  The goals of this thesis project are 
accomplished. The remained works and further improvements of the design will be 
introduced in the next section. 
The transceiver simulation results can be used to compare with other recent works in 
UWB wireless transceivers as shown in Table 6-1. Each design has different circuit 
implementation. In [32], the UWB transmitter achieves a transmission rate of 1.4G bps 
(receiver rate unknown). The overall average power consumption is 79mW. The 
transceiver does include a gain-adjustable amplifier and occupies a chip area of 0.4 2mm . 
In [28], the OOK-modulated transceiver achieves a maximum transmission rate of 50M 
and a sensitivity of -72dBm. The transceiver consumes an average power of 41.4mW and 
occupies a total die area of 4.672 2mm . 
 
Table 6-1 Performance comparison with recent UWB Transceiver 
 
 
Parameter 2005[32] 2005[28] 2007[16] This design 
Type UWB 
Comm. 
UWB 
Comm. 
UWB  
Comm. 
Radar sensing  
& UWB comm. 
Technology 0.18µm  
CMOS 
0.18µm  
CMOS 
0.18µm  
CMOS 
0.18µm   
CMOS 
Modulation OOK OOK OOK OOK 
Frequency (GHz) 3.1 - 5 3.1 - 5 3 - 5 3.1 – 10.6 
Sensitivity (dBm) N/A -72 -70 -73.01 
Tx Rate (bps) 1.4G at 
Transmitter 
50M 100M 
(Max. 200M) 
200M 
Avg. Power consump-
tion (mW) 
79 41.4 N/A 57 
Core chip size ( 2mm ) 0.4 N/A 1.3 0.752 
Total Die Area ( 2mm ) N/A 4.672 N/A 1.274 
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In [16], the UWB transceiver employing the OOK modulation scheme achieves a 
sensitivity of -70dBm and a maximum pulse rate of 200M bps. However, the transceiver 
does not include an A/D device that converts the received waveform into digital signals. 
The transceiver die area is 1.3 2mm excluding the pad ring. In the design in this thesis, the 
transceiver is a digital-input digital-output transceiver specifically designed for both radar 
sensing and communication purposes. The transceiver signal occupies the frequency 
bandwidth of 3.1GHz to 10.6GHz. The transceiver achieves a very low sensitivity and 
high data rate with a moderate power consumption. 
 
 
6.2 Future Exploration 
 
The implementation of the proposed UWB sensor for heart motion detection remains 
for future work. The UWB wireless transceiver design will be sent to TSMC foundry for 
chip fabrication. The chip will be tested in the later stage. A more accurate transmission 
and scattering model based on different lumped components for UWB signal through 
different human organic tissues with various dielectric properties will be developed and 
analyzed. Another area that needs a fair amount of future work is the design and 
implementation of the UWB antenna model for transmitting and receiving UWB pulses. 
Current researches on UWB antennas suggest a few types of UWB antennas that are 
suitable for the sensor. The power budget will be computed to assess the feasibility of 
each option. In the next stage, the antennas of the transceiver will be built and tested 
based on those existing UWB antenna designs. The antennas will be integrated on the 
transceiver circuit chip to minimize space. Also, the transceiver will be integrated with 
the DSP and control units for overall sensor performance testing and evaluation. 
The design of the UWB transceiver can be modified in several ways to improve the 
performances. The current design is based on the assumption that the system will only 
experience the white Gaussian noise with a constant noise level. However, in a more 
complicated application environment such that the noise may come from other radio 
systems nearby, the OOK modulation scheme could experience a difficult time to 
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distinguish between a received pulse and a burst of noise. In this case, the receiver’s bit 
error rate can be greatly reduced by employing biphase modulation scheme at a cost of 
increased circuit complexity and die area, which are sometimes not a first priority in 
analog integrated circuit design.  
Future work on the design can also be expanded to the redesigning of the integrated 
inductors using multi-layer stacked structure to largely reduce the die area and winding 
loss. As analyzed by ASITIC, this inductor structure, however, has higher parasitic 
capacitance as it lies closer to the substrate and higher inter-winding capacitance which 
lowers the frequency of self-resonance. This is a trade-off between area and speed. But 
there is no absolute right or wrong in this type of issues, as designing of analog circuit is 
all about making decisions between all kinds of trade-offs.  
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